summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/Utils/X86ShuffleDecode.h
diff options
context:
space:
mode:
authorSimon Pilgrim <llvm-dev@redking.me.uk>2019-05-26 16:00:35 +0000
committerSimon Pilgrim <llvm-dev@redking.me.uk>2019-05-26 16:00:35 +0000
commita044410f37e9fbef56370bb4fab64b60e13b4ca2 (patch)
tree28b14b3171dfbe4714745d4c843028f7720f6311 /llvm/lib/Target/X86/Utils/X86ShuffleDecode.h
parent7b883b7ed0555527f6c1facc249fc7bd61062d7f (diff)
downloadbcm5719-llvm-a044410f37e9fbef56370bb4fab64b60e13b4ca2.tar.gz
bcm5719-llvm-a044410f37e9fbef56370bb4fab64b60e13b4ca2.zip
[X86][SSE] Add shuffle combining support for ISD::ANY_EXTEND_VECTOR_INREG
Reuses what we already have in place for ISD::ZERO_EXTEND_VECTOR_INREG just with a different sentinel llvm-svn: 361734
Diffstat (limited to 'llvm/lib/Target/X86/Utils/X86ShuffleDecode.h')
-rw-r--r--llvm/lib/Target/X86/Utils/X86ShuffleDecode.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/X86/Utils/X86ShuffleDecode.h b/llvm/lib/Target/X86/Utils/X86ShuffleDecode.h
index d1678d57a8f..f5278506307 100644
--- a/llvm/lib/Target/X86/Utils/X86ShuffleDecode.h
+++ b/llvm/lib/Target/X86/Utils/X86ShuffleDecode.h
@@ -136,7 +136,7 @@ void DecodeVPPERMMask(ArrayRef<uint64_t> RawMask, const APInt &UndefElts,
/// Decode a zero extension instruction as a shuffle mask.
void DecodeZeroExtendMask(unsigned SrcScalarBits, unsigned DstScalarBits,
- unsigned NumDstElts,
+ unsigned NumDstElts, bool IsAnyExtend,
SmallVectorImpl<int> &ShuffleMask);
/// Decode a move lower and zero upper instruction as a shuffle mask.
OpenPOWER on IntegriCloud