summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoderCommon.h
diff options
context:
space:
mode:
authorSean Callanan <scallanan@apple.com>2010-05-06 20:59:00 +0000
committerSean Callanan <scallanan@apple.com>2010-05-06 20:59:00 +0000
commite7e1cf9fbd1e31eaafa7056327f3295cd43491f4 (patch)
tree62912f265a6a0b55b18eecc2f510ee464152435f /llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoderCommon.h
parent358b29c855c1f211e14db7ee5a7b87b55605d3dc (diff)
downloadbcm5719-llvm-e7e1cf9fbd1e31eaafa7056327f3295cd43491f4.tar.gz
bcm5719-llvm-e7e1cf9fbd1e31eaafa7056327f3295cd43491f4.zip
Eliminated the classification of control registers into %ecr_
and %rcr_, leaving just %cr_ which is what people expect. Updated the disassembler to support this unified register set. Added a testcase to verify that the registers continue to be decoded correctly. llvm-svn: 103196
Diffstat (limited to 'llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoderCommon.h')
-rw-r--r--llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoderCommon.h3
1 files changed, 1 insertions, 2 deletions
diff --git a/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoderCommon.h b/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoderCommon.h
index 4a7cd57f2e2..0f33f525dc2 100644
--- a/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoderCommon.h
+++ b/llvm/lib/Target/X86/Disassembler/X86DisassemblerDecoderCommon.h
@@ -280,8 +280,7 @@ struct ContextDecision {
ENUM_ENTRY(TYPE_XMM0, "Implicit use of XMM0") \
ENUM_ENTRY(TYPE_SEGMENTREG, "Segment register operand") \
ENUM_ENTRY(TYPE_DEBUGREG, "Debug register operand") \
- ENUM_ENTRY(TYPE_CR32, "4-byte control register operand") \
- ENUM_ENTRY(TYPE_CR64, "8-byte") \
+ ENUM_ENTRY(TYPE_CONTROLREG, "Control register operand") \
\
ENUM_ENTRY(TYPE_Mv, "Memory operand of operand size") \
ENUM_ENTRY(TYPE_Rv, "Register operand of operand size") \
OpenPOWER on IntegriCloud