diff options
author | David Woodhouse <dwmw2@infradead.org> | 2014-01-22 15:31:29 +0000 |
---|---|---|
committer | David Woodhouse <dwmw2@infradead.org> | 2014-01-22 15:31:29 +0000 |
commit | fee418c2c0e6645045cb531aeabefdfa9b3f3ac3 (patch) | |
tree | 34b1962bd8a5729231407f8405d6aefdc86f3c47 /llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp | |
parent | e4e815d6600d022924d70a409b73a09335affa5d (diff) | |
download | bcm5719-llvm-fee418c2c0e6645045cb531aeabefdfa9b3f3ac3.tar.gz bcm5719-llvm-fee418c2c0e6645045cb531aeabefdfa9b3f3ac3.zip |
[x86] Fix uninitialized variable warning in translate{Src,Dst}Index
llvm-svn: 199811
Diffstat (limited to 'llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp')
-rw-r--r-- | llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp | 8 |
1 files changed, 6 insertions, 2 deletions
diff --git a/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp b/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp index 440219dc9af..61ae9bd608a 100644 --- a/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp +++ b/llvm/lib/Target/X86/Disassembler/X86Disassembler.cpp @@ -245,8 +245,10 @@ static bool translateSrcIndex(MCInst &mcInst, InternalInstruction &insn) { baseRegNo = insn.prefixPresent[0x67] ? X86::ESI : X86::RSI; else if (insn.mode == MODE_32BIT) baseRegNo = insn.prefixPresent[0x67] ? X86::SI : X86::ESI; - else if (insn.mode == MODE_16BIT) + else { + assert(insn.mode == MODE_16BIT); baseRegNo = insn.prefixPresent[0x67] ? X86::ESI : X86::SI; + } MCOperand baseReg = MCOperand::CreateReg(baseRegNo); mcInst.addOperand(baseReg); @@ -269,8 +271,10 @@ static bool translateDstIndex(MCInst &mcInst, InternalInstruction &insn) { baseRegNo = insn.prefixPresent[0x67] ? X86::EDI : X86::RDI; else if (insn.mode == MODE_32BIT) baseRegNo = insn.prefixPresent[0x67] ? X86::DI : X86::EDI; - else if (insn.mode == MODE_16BIT) + else { + assert(insn.mode == MODE_16BIT); baseRegNo = insn.prefixPresent[0x67] ? X86::EDI : X86::DI; + } MCOperand baseReg = MCOperand::CreateReg(baseRegNo); mcInst.addOperand(baseReg); return false; |