summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/WebAssembly
diff options
context:
space:
mode:
authorJF Bastien <jfb@google.com>2015-10-20 00:37:42 +0000
committerJF Bastien <jfb@google.com>2015-10-20 00:37:42 +0000
commit3b0177c542c22ee161e469e39fcb2fa1dc4f193e (patch)
tree1d95e2fd3337c6079dff4942b7e6f80967350598 /llvm/lib/Target/WebAssembly
parenta25ad0685ab8ea270c44df06abe4d6ac081cdaae (diff)
downloadbcm5719-llvm-3b0177c542c22ee161e469e39fcb2fa1dc4f193e.tar.gz
bcm5719-llvm-3b0177c542c22ee161e469e39fcb2fa1dc4f193e.zip
WebAssembly: fix syntax for br_if.
llvm-svn: 250777
Diffstat (limited to 'llvm/lib/Target/WebAssembly')
-rw-r--r--llvm/lib/Target/WebAssembly/WebAssemblyISD.def2
-rw-r--r--llvm/lib/Target/WebAssembly/WebAssemblyInstrControl.td4
-rw-r--r--llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp4
3 files changed, 5 insertions, 5 deletions
diff --git a/llvm/lib/Target/WebAssembly/WebAssemblyISD.def b/llvm/lib/Target/WebAssembly/WebAssemblyISD.def
index 403c6154dcd..36b6d9c68c8 100644
--- a/llvm/lib/Target/WebAssembly/WebAssemblyISD.def
+++ b/llvm/lib/Target/WebAssembly/WebAssemblyISD.def
@@ -19,7 +19,7 @@ HANDLE_NODETYPE(CALL0)
HANDLE_NODETYPE(RETURN)
HANDLE_NODETYPE(ARGUMENT)
HANDLE_NODETYPE(Wrapper)
-HANDLE_NODETYPE(BRIF)
+HANDLE_NODETYPE(BR_IF_)
HANDLE_NODETYPE(SWITCH)
// add memory opcodes starting at ISD::FIRST_TARGET_MEMORY_OPCODE here...
diff --git a/llvm/lib/Target/WebAssembly/WebAssemblyInstrControl.td b/llvm/lib/Target/WebAssembly/WebAssemblyInstrControl.td
index 4fa567c98d7..bfce22d0a93 100644
--- a/llvm/lib/Target/WebAssembly/WebAssemblyInstrControl.td
+++ b/llvm/lib/Target/WebAssembly/WebAssemblyInstrControl.td
@@ -26,8 +26,8 @@
*/
let isBranch = 1, isTerminator = 1, hasCtrlDep = 1 in {
-def BRIF : I<(outs), (ins bb_op:$dst, I32:$a),
- [(brcond I32:$a, bb:$dst)]>;
+def BR_IF_ : I<(outs), (ins bb_op:$dst, I32:$a),
+ [(brcond I32:$a, bb:$dst)]>;
let isBarrier = 1 in {
def BR : I<(outs), (ins bb_op:$dst),
[(br bb:$dst)]>;
diff --git a/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp b/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp
index 19a65dc2a2f..a18357da19e 100644
--- a/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp
+++ b/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp
@@ -51,7 +51,7 @@ bool WebAssemblyInstrInfo::AnalyzeBranch(MachineBasicBlock &MBB,
default:
// Unhandled instruction; bail out.
return true;
- case WebAssembly::BRIF:
+ case WebAssembly::BR_IF_:
if (HaveCond)
return true;
Cond.push_back(MI.getOperand(1));
@@ -104,7 +104,7 @@ unsigned WebAssemblyInstrInfo::InsertBranch(
return 1;
}
- BuildMI(&MBB, DL, get(WebAssembly::BRIF))
+ BuildMI(&MBB, DL, get(WebAssembly::BR_IF_))
.addMBB(TBB)
.addOperand(Cond[0]);
if (!FBB)
OpenPOWER on IntegriCloud