summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp
diff options
context:
space:
mode:
authorMatthias Braun <matze@braunis.de>2016-08-25 01:27:13 +0000
committerMatthias Braun <matze@braunis.de>2016-08-25 01:27:13 +0000
commit1eb473680a3dac9d75f44c2f4799b4cef8465e5f (patch)
tree8b55104e7c95bc0f63da2e056dd6d4e3b184441b /llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp
parentf67357c671cc9e63e8a51c304af829801a0cbcd6 (diff)
downloadbcm5719-llvm-1eb473680a3dac9d75f44c2f4799b4cef8465e5f.tar.gz
bcm5719-llvm-1eb473680a3dac9d75f44c2f4799b4cef8465e5f.zip
MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compute it
Rename AllVRegsAllocated to NoVRegs. This avoids the connotation of running after register and simply describes that no vregs are used in a machine function. With that we can simply compute the property and do not need to dump/parse it in .mir files. Differential Revision: http://reviews.llvm.org/D23850 llvm-svn: 279698
Diffstat (limited to 'llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp')
-rw-r--r--llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp b/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp
index 1d21f2b33fd..3aa25932f84 100644
--- a/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp
+++ b/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp
@@ -196,7 +196,7 @@ void WebAssemblyPassConfig::addPostRegAlloc() {
// Has no asserts of its own, but was not written to handle virtual regs.
disablePass(&ShrinkWrapID);
- // These functions all require the AllVRegsAllocated property.
+ // These functions all require the NoVRegs property.
disablePass(&MachineCopyPropagationID);
disablePass(&PostRASchedulerID);
disablePass(&FuncletLayoutID);
OpenPOWER on IntegriCloud