summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/WebAssembly/WebAssemblySubtarget.cpp
diff options
context:
space:
mode:
authorBryan Chan <bryan.chan@ca.ibm.com>2016-05-18 13:24:57 +0000
committerBryan Chan <bryan.chan@ca.ibm.com>2016-05-18 13:24:57 +0000
commite656f61d1e419dafc3f5f44395fabe1b481ecb78 (patch)
tree3e8b6648ad65d19dacd13a2c9271d453550f8252 /llvm/lib/Target/WebAssembly/WebAssemblySubtarget.cpp
parent7e148a94a499f64347010709864012fb79c6d7cf (diff)
downloadbcm5719-llvm-e656f61d1e419dafc3f5f44395fabe1b481ecb78.tar.gz
bcm5719-llvm-e656f61d1e419dafc3f5f44395fabe1b481ecb78.zip
[SystemZ] Fix register ordering for BinaryRRF instructions
Summary: The ordering of registers in BinaryRRF instructions are wrong, and affects the copysign instruction (CPSDR). This results in the wrong magnitude and sign being set. Author: zhanjunl Reviewers: kbarton, uweigand Subscribers: llvm-commits Differential Revision: http://reviews.llvm.org/D20308 llvm-svn: 269922
Diffstat (limited to 'llvm/lib/Target/WebAssembly/WebAssemblySubtarget.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud