summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/WebAssembly/WebAssemblyISD.def
diff options
context:
space:
mode:
authorThomas Lively <tlively@google.com>2018-10-20 01:31:18 +0000
committerThomas Lively <tlively@google.com>2018-10-20 01:31:18 +0000
commit55735d522d1fa24908dc40475769a64bbb603108 (patch)
tree1e984dd5cf9d15ff735fdb792ce4c2115ace15a3 /llvm/lib/Target/WebAssembly/WebAssemblyISD.def
parent9c8f3c9654885eb321573fbb4f5da58ae38cd087 (diff)
downloadbcm5719-llvm-55735d522d1fa24908dc40475769a64bbb603108.tar.gz
bcm5719-llvm-55735d522d1fa24908dc40475769a64bbb603108.zip
[WebAssembly] Custom lower i64x2 constant shifts to avoid wrap
Summary: Depends on D53057. Reviewers: aheejin, dschuff Subscribers: sbc100, jgravelle-google, sunfish, llvm-commits Differential Revision: https://reviews.llvm.org/D53251 llvm-svn: 344825
Diffstat (limited to 'llvm/lib/Target/WebAssembly/WebAssemblyISD.def')
-rw-r--r--llvm/lib/Target/WebAssembly/WebAssemblyISD.def3
1 files changed, 3 insertions, 0 deletions
diff --git a/llvm/lib/Target/WebAssembly/WebAssemblyISD.def b/llvm/lib/Target/WebAssembly/WebAssemblyISD.def
index 3c44d04598c..444a087605e 100644
--- a/llvm/lib/Target/WebAssembly/WebAssemblyISD.def
+++ b/llvm/lib/Target/WebAssembly/WebAssemblyISD.def
@@ -22,5 +22,8 @@ HANDLE_NODETYPE(Wrapper)
HANDLE_NODETYPE(BR_IF)
HANDLE_NODETYPE(BR_TABLE)
HANDLE_NODETYPE(SHUFFLE)
+HANDLE_NODETYPE(VEC_SHL)
+HANDLE_NODETYPE(VEC_SHR_S)
+HANDLE_NODETYPE(VEC_SHR_U)
// add memory opcodes starting at ISD::FIRST_TARGET_MEMORY_OPCODE here...
OpenPOWER on IntegriCloud