summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/WebAssembly/Disassembler/WebAssemblyDisassembler.cpp
diff options
context:
space:
mode:
authorMatthias Braun <matze@braunis.de>2017-04-21 22:42:08 +0000
committerMatthias Braun <matze@braunis.de>2017-04-21 22:42:08 +0000
commitd78597ec08b9f8ebc7b9ea6627815b05647ec86d (patch)
tree83070f00a87697d61a23a30678e3631d740cbf4e /llvm/lib/Target/WebAssembly/Disassembler/WebAssemblyDisassembler.cpp
parent81328ac3a5b1bfc24010ab5ada34a5ee8f4a32ae (diff)
downloadbcm5719-llvm-d78597ec08b9f8ebc7b9ea6627815b05647ec86d.tar.gz
bcm5719-llvm-d78597ec08b9f8ebc7b9ea6627815b05647ec86d.zip
AArch64FrameLowering: Check if the ExtraCSSpill register is actually unused
The code assumed that when saving an additional CSR register (ExtraCSSpill==true) we would have a free register throughout the function. This was not true if this CSR register is also used to pass values as in the swiftself case. rdar://31451816 llvm-svn: 301057
Diffstat (limited to 'llvm/lib/Target/WebAssembly/Disassembler/WebAssemblyDisassembler.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud