summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/TargetRegisterInfo.cpp
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2008-09-21 21:01:49 +0000
committerDan Gohman <gohman@apple.com>2008-09-21 21:01:49 +0000
commitdfc19e6c01a2b0ea23379d7cc430d4f5aec44eac (patch)
tree90e6911c108773ee92a24b58c94b055ca30b18ee /llvm/lib/Target/TargetRegisterInfo.cpp
parentdf8f1cb995e31ca5279234fc34a5b281fd7c0141 (diff)
downloadbcm5719-llvm-dfc19e6c01a2b0ea23379d7cc430d4f5aec44eac.tar.gz
bcm5719-llvm-dfc19e6c01a2b0ea23379d7cc430d4f5aec44eac.zip
Instead of building a list and sorting it just to find a maximum element,
compute the maximum element directly. llvm-svn: 56411
Diffstat (limited to 'llvm/lib/Target/TargetRegisterInfo.cpp')
-rw-r--r--llvm/lib/Target/TargetRegisterInfo.cpp35
1 files changed, 9 insertions, 26 deletions
diff --git a/llvm/lib/Target/TargetRegisterInfo.cpp b/llvm/lib/Target/TargetRegisterInfo.cpp
index 5d8823bcb52..d9911e9e9a1 100644
--- a/llvm/lib/Target/TargetRegisterInfo.cpp
+++ b/llvm/lib/Target/TargetRegisterInfo.cpp
@@ -35,17 +35,6 @@ TargetRegisterInfo::TargetRegisterInfo(const TargetRegisterDesc *D, unsigned NR,
TargetRegisterInfo::~TargetRegisterInfo() {}
-namespace {
- // Sort according to super- / sub- class relations.
- // i.e. super- register class < sub- register class.
- struct RCCompare {
- bool operator()(const TargetRegisterClass* const &LHS,
- const TargetRegisterClass* const &RHS) {
- return RHS->hasSuperClass(LHS);
- }
- };
-}
-
/// getPhysicalRegisterRegClass - Returns the Register Class of a physical
/// register of the given type. If type is MVT::Other, then just return any
/// register class the register belongs to.
@@ -53,24 +42,18 @@ const TargetRegisterClass *
TargetRegisterInfo::getPhysicalRegisterRegClass(unsigned reg, MVT VT) const {
assert(isPhysicalRegister(reg) && "reg must be a physical register");
- // Pick the register class of the right type that contains this physreg.
- SmallVector<const TargetRegisterClass*, 4> RCs;
+ // Pick the most super register class of the right type that contains
+ // this physreg.
+ const TargetRegisterClass* BestRC = 0;
for (regclass_iterator I = regclass_begin(), E = regclass_end(); I != E; ++I){
- if ((VT == MVT::Other || (*I)->hasType(VT)) && (*I)->contains(reg))
- RCs.push_back(*I);
- }
-
- if (RCs.size() == 1)
- return RCs[0];
-
- if (RCs.size()) {
- // Multiple compatible register classes. Get the super- class.
- std::stable_sort(RCs.begin(), RCs.end(), RCCompare());
- return RCs[0];
+ const TargetRegisterClass* RC = *I;
+ if ((VT == MVT::Other || RC->hasType(VT)) && RC->contains(reg) &&
+ (!BestRC || BestRC->hasSuperClass(RC)))
+ BestRC = RC;
}
- assert(false && "Couldn't find the register class");
- return 0;
+ assert(BestRC && "Couldn't find the register class");
+ return BestRC;
}
/// getAllocatableSetForRC - Toggle the bits that represent allocatable
OpenPOWER on IntegriCloud