summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Target.td
diff options
context:
space:
mode:
authorNate Begeman <natebegeman@mac.com>2005-12-01 04:51:06 +0000
committerNate Begeman <natebegeman@mac.com>2005-12-01 04:51:06 +0000
commit006bb04f3ab11fabf0d7f01149ce687fb508125a (patch)
tree13e8f62ec30ed542e68ffa4a23ce28b5f2ce6ad1 /llvm/lib/Target/Target.td
parentaa5f8f2a262857da781e23fe919e374e98a0151a (diff)
downloadbcm5719-llvm-006bb04f3ab11fabf0d7f01149ce687fb508125a.tar.gz
bcm5719-llvm-006bb04f3ab11fabf0d7f01149ce687fb508125a.zip
Support multiple ValueTypes per RegisterClass, needed for upcoming vector
work. This change has no effect on generated code. llvm-svn: 24563
Diffstat (limited to 'llvm/lib/Target/Target.td')
-rw-r--r--llvm/lib/Target/Target.td9
1 files changed, 6 insertions, 3 deletions
diff --git a/llvm/lib/Target/Target.td b/llvm/lib/Target/Target.td
index eeda4f9fe06..46a1b470c49 100644
--- a/llvm/lib/Target/Target.td
+++ b/llvm/lib/Target/Target.td
@@ -90,19 +90,22 @@ class RegisterGroup<string n, list<Register> aliases> : Register<n> {
// register classes. This also defines the default allocation order of
// registers by register allocators.
//
-class RegisterClass<string namespace, ValueType regType, int alignment,
+class RegisterClass<string namespace, list<ValueType> regTypes, int alignment,
list<Register> regList> {
string Namespace = namespace;
// RegType - Specify the ValueType of the registers in this register class.
// Note that all registers in a register class must have the same ValueType.
//
- ValueType RegType = regType;
+ list<ValueType> RegTypes = regTypes;
+
+ // Size - Specify the spill size in bits of the registers. A default value of
+ // zero lets tablgen pick an appropriate size.
+ int Size = 0;
// Alignment - Specify the alignment required of the registers when they are
// stored or loaded to memory.
//
- int Size = RegType.Size;
int Alignment = alignment;
// MemberList - Specify which registers are in this class. If the
OpenPOWER on IntegriCloud