summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Sparc
diff options
context:
space:
mode:
authorAlkis Evlogimenos <alkis@evlogimenos.com>2004-02-11 06:04:51 +0000
committerAlkis Evlogimenos <alkis@evlogimenos.com>2004-02-11 06:04:51 +0000
commit2f215472088ac46da021786f4c2549460ac80cc3 (patch)
tree4407beccfd7891b750a0feda13d2de7c382e0b8b /llvm/lib/Target/Sparc
parent1dec4a1eda6e94d79eb520d57fcd196143b12a43 (diff)
downloadbcm5719-llvm-2f215472088ac46da021786f4c2549460ac80cc3.tar.gz
bcm5719-llvm-2f215472088ac46da021786f4c2549460ac80cc3.zip
Remove assert as the only integer registers on the sparc are physical.
llvm-svn: 11317
Diffstat (limited to 'llvm/lib/Target/Sparc')
-rw-r--r--llvm/lib/Target/Sparc/SparcV9CodeEmitter.cpp3
1 files changed, 0 insertions, 3 deletions
diff --git a/llvm/lib/Target/Sparc/SparcV9CodeEmitter.cpp b/llvm/lib/Target/Sparc/SparcV9CodeEmitter.cpp
index b69408d2bac..495f79171eb 100644
--- a/llvm/lib/Target/Sparc/SparcV9CodeEmitter.cpp
+++ b/llvm/lib/Target/Sparc/SparcV9CodeEmitter.cpp
@@ -29,7 +29,6 @@
#include "llvm/CodeGen/MachineFunctionInfo.h"
#include "llvm/CodeGen/MachineFunctionPass.h"
#include "llvm/CodeGen/MachineInstr.h"
-#include "llvm/Target/MRegisterInfo.h"
#include "llvm/Target/TargetMachine.h"
#include "llvm/Target/TargetData.h"
#include "Support/Debug.h"
@@ -659,8 +658,6 @@ int64_t SparcV9CodeEmitter::getMachineOpValue(MachineInstr &MI,
}
} else if (MO.isRegister() || MO.getType() == MachineOperand::MO_CCRegister)
{
- assert(MRegisterInfo::isPhysicalRegister(MO.getReg()) &&
- "virtual register in machine code!");
// This is necessary because the Sparc backend doesn't actually lay out
// registers in the real fashion -- it skips those that it chooses not to
// allocate, i.e. those that are the FP, SP, etc.
OpenPOWER on IntegriCloud