summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Sparc
diff options
context:
space:
mode:
authorOwen Anderson <resistor@mac.com>2009-07-09 17:57:24 +0000
committerOwen Anderson <resistor@mac.com>2009-07-09 17:57:24 +0000
commit0504e0a2222b7c39d72c1a698a0ccedd9780b4cb (patch)
tree3a1577751845f3982c42b6f882abe4cc1f9e8ff3 /llvm/lib/Target/Sparc
parent17973e684d116b2fe6e450225875d702af75a4b1 (diff)
downloadbcm5719-llvm-0504e0a2222b7c39d72c1a698a0ccedd9780b4cb.tar.gz
bcm5719-llvm-0504e0a2222b7c39d72c1a698a0ccedd9780b4cb.zip
Thread LLVMContext through MVT and related parts of SDISel.
llvm-svn: 75153
Diffstat (limited to 'llvm/lib/Target/Sparc')
-rw-r--r--llvm/lib/Target/Sparc/SparcISelLowering.cpp5
1 files changed, 3 insertions, 2 deletions
diff --git a/llvm/lib/Target/Sparc/SparcISelLowering.cpp b/llvm/lib/Target/Sparc/SparcISelLowering.cpp
index 4c3efde36fe..850d8e3725c 100644
--- a/llvm/lib/Target/Sparc/SparcISelLowering.cpp
+++ b/llvm/lib/Target/Sparc/SparcISelLowering.cpp
@@ -39,7 +39,7 @@ static SDValue LowerRET(SDValue Op, SelectionDAG &DAG) {
DebugLoc dl = Op.getDebugLoc();
// CCState - Info about the registers and stack slot.
- CCState CCInfo(CC, isVarArg, DAG.getTarget(), RVLocs);
+ CCState CCInfo(CC, isVarArg, DAG.getTarget(), RVLocs, DAG.getContext());
// Analize return values of ISD::RET
CCInfo.AnalyzeReturn(Op.getNode(), RetCC_Sparc32);
@@ -459,7 +459,8 @@ static SDValue LowerCALL(SDValue Op, SelectionDAG &DAG) {
// Assign locations to each value returned by this call.
SmallVector<CCValAssign, 16> RVLocs;
- CCState RVInfo(CallingConv, isVarArg, DAG.getTarget(), RVLocs);
+ CCState RVInfo(CallingConv, isVarArg, DAG.getTarget(),
+ RVLocs, DAG.getContext());
RVInfo.AnalyzeCallResult(TheCall, RetCC_Sparc32);
SmallVector<SDValue, 8> ResultVals;
OpenPOWER on IntegriCloud