diff options
| author | Venkatraman Govindaraju <venkatra@cs.wisc.edu> | 2013-10-08 07:15:22 +0000 |
|---|---|---|
| committer | Venkatraman Govindaraju <venkatra@cs.wisc.edu> | 2013-10-08 07:15:22 +0000 |
| commit | 2ea4c2880cfb79b96d96971a94f777f7b60ac7e1 (patch) | |
| tree | 577e745c0188ca192effe1be28096cd40f4dce09 /llvm/lib/Target/Sparc/SparcTargetMachine.h | |
| parent | a984729f8ac42d262b4a8f415dd91d9ed18c0b9d (diff) | |
| download | bcm5719-llvm-2ea4c2880cfb79b96d96971a94f777f7b60ac7e1.tar.gz bcm5719-llvm-2ea4c2880cfb79b96d96971a94f777f7b60ac7e1.zip | |
[Sparc] Implement JIT for SPARC.
No new testcases. However, this patch makes all supported JIT testcases in
test/ExecutionEngine pass on Sparc.
llvm-svn: 192176
Diffstat (limited to 'llvm/lib/Target/Sparc/SparcTargetMachine.h')
| -rw-r--r-- | llvm/lib/Target/Sparc/SparcTargetMachine.h | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/llvm/lib/Target/Sparc/SparcTargetMachine.h b/llvm/lib/Target/Sparc/SparcTargetMachine.h index 081075de2dc..8c9bcd36bf3 100644 --- a/llvm/lib/Target/Sparc/SparcTargetMachine.h +++ b/llvm/lib/Target/Sparc/SparcTargetMachine.h @@ -17,6 +17,7 @@ #include "SparcFrameLowering.h" #include "SparcISelLowering.h" #include "SparcInstrInfo.h" +#include "SparcJITInfo.h" #include "SparcSelectionDAGInfo.h" #include "SparcSubtarget.h" #include "llvm/IR/DataLayout.h" @@ -32,6 +33,7 @@ class SparcTargetMachine : public LLVMTargetMachine { SparcTargetLowering TLInfo; SparcSelectionDAGInfo TSInfo; SparcFrameLowering FrameLowering; + SparcJITInfo JITInfo; public: SparcTargetMachine(const Target &T, StringRef TT, StringRef CPU, StringRef FS, const TargetOptions &Options, @@ -52,10 +54,14 @@ public: virtual const SparcSelectionDAGInfo* getSelectionDAGInfo() const { return &TSInfo; } + virtual SparcJITInfo *getJITInfo() { + return &JITInfo; + } virtual const DataLayout *getDataLayout() const { return &DL; } // Pass Pipeline Configuration virtual TargetPassConfig *createPassConfig(PassManagerBase &PM); + virtual bool addCodeEmitter(PassManagerBase &PM, JITCodeEmitter &JCE); }; /// SparcV8TargetMachine - Sparc 32-bit target machine |
