summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Sparc/SparcInternals.h
diff options
context:
space:
mode:
authorAnand Shukla <ashukla@cs.uiuc.edu>2002-06-25 20:55:50 +0000
committerAnand Shukla <ashukla@cs.uiuc.edu>2002-06-25 20:55:50 +0000
commit458496c0603f922301898409417b717476cfbf10 (patch)
treedf48267e6feafa3ea4ba9416c5c373f91ac1b6ff /llvm/lib/Target/Sparc/SparcInternals.h
parenteaa2e7204e85b056751d26773ad636cffbfceacd (diff)
downloadbcm5719-llvm-458496c0603f922301898409417b717476cfbf10.tar.gz
bcm5719-llvm-458496c0603f922301898409417b717476cfbf10.zip
changes to make it compatible with 64bit gcc
llvm-svn: 2791
Diffstat (limited to 'llvm/lib/Target/Sparc/SparcInternals.h')
-rw-r--r--llvm/lib/Target/Sparc/SparcInternals.h8
1 files changed, 4 insertions, 4 deletions
diff --git a/llvm/lib/Target/Sparc/SparcInternals.h b/llvm/lib/Target/Sparc/SparcInternals.h
index b85b58f39be..b1a7ec3f73a 100644
--- a/llvm/lib/Target/Sparc/SparcInternals.h
+++ b/llvm/lib/Target/Sparc/SparcInternals.h
@@ -455,16 +455,16 @@ public:
// for an architecture.
//
void cpReg2RegMI(unsigned SrcReg, unsigned DestReg,
- int RegType, vector<MachineInstr*>& mvec) const;
+ int RegType, std::vector<MachineInstr*>& mvec) const;
void cpReg2MemMI(unsigned SrcReg, unsigned DestPtrReg,
- int Offset, int RegType, vector<MachineInstr*>& mvec) const;
+ int Offset, int RegType, std::vector<MachineInstr*>& mvec) const;
void cpMem2RegMI(unsigned SrcPtrReg, int Offset, unsigned DestReg,
- int RegType, vector<MachineInstr*>& mvec) const;
+ int RegType, std::vector<MachineInstr*>& mvec) const;
void cpValue2Value(Value *Src, Value *Dest,
- vector<MachineInstr*>& mvec) const;
+ std::vector<MachineInstr*>& mvec) const;
// To see whether a register is a volatile (i.e., whehter it must be
// preserved acorss calls)
OpenPOWER on IntegriCloud