summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Sparc/Disassembler/SparcDisassembler.cpp
diff options
context:
space:
mode:
authorJames Y Knight <jyknight@google.com>2015-07-08 16:25:12 +0000
committerJames Y Knight <jyknight@google.com>2015-07-08 16:25:12 +0000
commitf238d176eb47a48b2775a3da4221afd5d5a05925 (patch)
tree64c70e2ec8c1de779f5967c5fc829a413b3f4e49 /llvm/lib/Target/Sparc/Disassembler/SparcDisassembler.cpp
parent51271bdc4ffc3986a0e9aa456bf254493f099f67 (diff)
downloadbcm5719-llvm-f238d176eb47a48b2775a3da4221afd5d5a05925.tar.gz
bcm5719-llvm-f238d176eb47a48b2775a3da4221afd5d5a05925.zip
[SPARC] Cleanup handling of the Y/ASR registers.
- Implement copying ASR to/from GPR regs. - Mark ASRs as non-allocatable, so it won't try to arbitrarily use them inappropriately. - Instead of inserting explicit WRASR/RDASR nodes in the MUL/DIV routines, just do normal register copies. - Also...mark div as using Y, not just writing it. Added a test case with some code which previously died with an assertion failure (with -O0), or produced wrong code (otherwise). (Third time's the charm?) Differential Revision: http://reviews.llvm.org/D10401 llvm-svn: 241686
Diffstat (limited to 'llvm/lib/Target/Sparc/Disassembler/SparcDisassembler.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud