summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Skeleton
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2005-09-30 01:29:42 +0000
committerChris Lattner <sabre@nondot.org>2005-09-30 01:29:42 +0000
commita654525c1c9f926c4430bcdfe11852e4f5a9bbba (patch)
tree99cb4423a68b4659c46851814dc487f9577c9365 /llvm/lib/Target/Skeleton
parent5a6199f3872af8dd9eecea7529dd7cb12ee59958 (diff)
downloadbcm5719-llvm-a654525c1c9f926c4430bcdfe11852e4f5a9bbba.tar.gz
bcm5719-llvm-a654525c1c9f926c4430bcdfe11852e4f5a9bbba.zip
Pass extra regclasses into spilling code
llvm-svn: 23537
Diffstat (limited to 'llvm/lib/Target/Skeleton')
-rw-r--r--llvm/lib/Target/Skeleton/SkeletonRegisterInfo.cpp6
-rw-r--r--llvm/lib/Target/Skeleton/SkeletonRegisterInfo.h8
2 files changed, 9 insertions, 5 deletions
diff --git a/llvm/lib/Target/Skeleton/SkeletonRegisterInfo.cpp b/llvm/lib/Target/Skeleton/SkeletonRegisterInfo.cpp
index b77487fd329..3114c8bc963 100644
--- a/llvm/lib/Target/Skeleton/SkeletonRegisterInfo.cpp
+++ b/llvm/lib/Target/Skeleton/SkeletonRegisterInfo.cpp
@@ -22,13 +22,15 @@ SkeletonRegisterInfo::SkeletonRegisterInfo()
void SkeletonRegisterInfo::
storeRegToStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI,
- unsigned SrcReg, int FrameIdx) const {
+ unsigned SrcReg, int FrameIdx,
+ const TargetRegisterClass *RC) const {
abort();
}
void SkeletonRegisterInfo::
loadRegFromStackSlot(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI,
- unsigned DestReg, int FrameIdx) const {
+ unsigned DestReg, int FrameIdx,
+ const TargetRegisterClass *RC) const {
abort();
}
diff --git a/llvm/lib/Target/Skeleton/SkeletonRegisterInfo.h b/llvm/lib/Target/Skeleton/SkeletonRegisterInfo.h
index b4ce91e2157..58787a21978 100644
--- a/llvm/lib/Target/Skeleton/SkeletonRegisterInfo.h
+++ b/llvm/lib/Target/Skeleton/SkeletonRegisterInfo.h
@@ -1,4 +1,4 @@
-//===- SkeletonRegisterInfo.h - Skeleton Register Information Impl -*- C++ -*-==//
+//===- SkeletonRegisterInfo.h - Skeleton Register Info Impl ------*- C++ -*-==//
//
// The LLVM Compiler Infrastructure
//
@@ -24,11 +24,13 @@ namespace llvm {
void storeRegToStackSlot(MachineBasicBlock &MBB,
MachineBasicBlock::iterator MBBI,
- unsigned SrcReg, int FrameIndex) const;
+ unsigned SrcReg, int FrameIndex,
+ const TargetRegisterClass *RC) const;
void loadRegFromStackSlot(MachineBasicBlock &MBB,
MachineBasicBlock::iterator MBBI,
- unsigned DestReg, int FrameIndex) const;
+ unsigned DestReg, int FrameIndex,
+ const TargetRegisterClass *RC) const;
void copyRegToReg(MachineBasicBlock &MBB, MachineBasicBlock::iterator MBBI,
unsigned DestReg, unsigned SrcReg,
OpenPOWER on IntegriCloud