diff options
author | Alex Bradbury <asb@lowrisc.org> | 2016-11-01 23:47:30 +0000 |
---|---|---|
committer | Alex Bradbury <asb@lowrisc.org> | 2016-11-01 23:47:30 +0000 |
commit | 6b2cca7f8f37f4929328d970582892354a893f5a (patch) | |
tree | f90cfb4a844829deb2b2968b523141021f86775a /llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp | |
parent | 24d9b13b36bdd14a4bc7ad29f6715bd9ebbdfed8 (diff) | |
download | bcm5719-llvm-6b2cca7f8f37f4929328d970582892354a893f5a.tar.gz bcm5719-llvm-6b2cca7f8f37f4929328d970582892354a893f5a.zip |
[RISCV] Add bare-bones RISC-V MCTargetDesc
This is enough to compile and link but doesn't yet do anything particularly
useful. Once an ASM parser and printer are added in the next two patches, the
whole thing can be usefully tested.
Differential Revision: https://reviews.llvm.org/D23562
llvm-svn: 285770
Diffstat (limited to 'llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp')
-rw-r--r-- | llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp | 59 |
1 files changed, 59 insertions, 0 deletions
diff --git a/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp b/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp new file mode 100644 index 00000000000..4fc69a7fcab --- /dev/null +++ b/llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp @@ -0,0 +1,59 @@ +//===-- RISCVMCTargetDesc.cpp - RISCV Target Descriptions -----------------===// +// +// The LLVM Compiler Infrastructure +// +// This file is distributed under the University of Illinois Open Source +// License. See LICENSE.TXT for details. +// +//===----------------------------------------------------------------------===// +/// +/// This file provides RISCV-specific target descriptions. +/// +//===----------------------------------------------------------------------===// + +#include "RISCVMCTargetDesc.h" +#include "RISCVMCAsmInfo.h" +#include "llvm/ADT/STLExtras.h" +#include "llvm/MC/MCAsmInfo.h" +#include "llvm/MC/MCInstrInfo.h" +#include "llvm/MC/MCRegisterInfo.h" +#include "llvm/MC/MCStreamer.h" +#include "llvm/MC/MCSubtargetInfo.h" +#include "llvm/Support/ErrorHandling.h" +#include "llvm/Support/TargetRegistry.h" + +#define GET_INSTRINFO_MC_DESC +#include "RISCVGenInstrInfo.inc" + +#define GET_REGINFO_MC_DESC +#include "RISCVGenRegisterInfo.inc" + +using namespace llvm; + +static MCInstrInfo *createRISCVMCInstrInfo() { + MCInstrInfo *X = new MCInstrInfo(); + InitRISCVMCInstrInfo(X); + return X; +} + +static MCRegisterInfo *createRISCVMCRegisterInfo(const Triple &TT) { + MCRegisterInfo *X = new MCRegisterInfo(); + InitRISCVMCRegisterInfo(X, RISCV::X1_32); + return X; +} + +static MCAsmInfo *createRISCVMCAsmInfo(const MCRegisterInfo &MRI, + const Triple &TT) { + MCAsmInfo *MAI = new RISCVMCAsmInfo(TT); + return MAI; +} + +extern "C" void LLVMInitializeRISCVTargetMC() { + for (Target *T : {&getTheRISCV32Target(), &getTheRISCV64Target()}) { + RegisterMCAsmInfoFn X(*T, createRISCVMCAsmInfo); + TargetRegistry::RegisterMCInstrInfo(*T, createRISCVMCInstrInfo); + TargetRegistry::RegisterMCRegInfo(*T, createRISCVMCRegisterInfo); + TargetRegistry::RegisterMCAsmBackend(*T, createRISCVAsmBackend); + TargetRegistry::RegisterMCCodeEmitter(*T, createRISCVMCCodeEmitter); + } +} |