diff options
author | Daniel Sanders <daniel_l_sanders@apple.com> | 2017-11-15 23:55:44 +0000 |
---|---|---|
committer | Daniel Sanders <daniel_l_sanders@apple.com> | 2017-11-15 23:55:44 +0000 |
commit | 725584e26d79d00ad4b14cab15babc4b4499d22e (patch) | |
tree | 1fd7014eb2c42b0874001b6dc80bb8f5807bf91c /llvm/lib/Target/PowerPC/TargetInfo | |
parent | 82665b1ec4a0057481e4c3a8d33c5070f0fdbda5 (diff) | |
download | bcm5719-llvm-725584e26d79d00ad4b14cab15babc4b4499d22e.tar.gz bcm5719-llvm-725584e26d79d00ad4b14cab15babc4b4499d22e.zip |
Add backend name to Target to enable runtime info to be fed back into TableGen
Summary:
Make it possible to feed runtime information back to tablegen to enable
profile-guided tablegen-eration, detection of untested tablegen definitions, etc.
Being a cross-compiler by nature, LLVM will potentially collect data for multiple
architectures (e.g. when running 'ninja check'). We therefore need a way for
TableGen to figure out what data applies to the backend it is generating at the
time. This patch achieves that by including the name of the 'def X : Target ...'
for the backend in the TargetRegistry.
Reviewers: qcolombet
Reviewed By: qcolombet
Subscribers: jholewinski, arsenm, jyknight, aditya_nandakumar, sdardis, nemanjai, ab, nhaehnle, t.p.northover, javed.absar, qcolombet, llvm-commits, fedor.sergeev
Differential Revision: https://reviews.llvm.org/D39742
llvm-svn: 318352
Diffstat (limited to 'llvm/lib/Target/PowerPC/TargetInfo')
-rw-r--r-- | llvm/lib/Target/PowerPC/TargetInfo/PowerPCTargetInfo.cpp | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/lib/Target/PowerPC/TargetInfo/PowerPCTargetInfo.cpp b/llvm/lib/Target/PowerPC/TargetInfo/PowerPCTargetInfo.cpp index a637dd11f81..97959526447 100644 --- a/llvm/lib/Target/PowerPC/TargetInfo/PowerPCTargetInfo.cpp +++ b/llvm/lib/Target/PowerPC/TargetInfo/PowerPCTargetInfo.cpp @@ -27,11 +27,11 @@ Target &llvm::getThePPC64LETarget() { extern "C" void LLVMInitializePowerPCTargetInfo() { RegisterTarget<Triple::ppc, /*HasJIT=*/true> X(getThePPC32Target(), "ppc32", - "PowerPC 32"); + "PowerPC 32", "PPC"); RegisterTarget<Triple::ppc64, /*HasJIT=*/true> Y(getThePPC64Target(), "ppc64", - "PowerPC 64"); + "PowerPC 64", "PPC"); RegisterTarget<Triple::ppc64le, /*HasJIT=*/true> Z( - getThePPC64LETarget(), "ppc64le", "PowerPC 64 LE"); + getThePPC64LETarget(), "ppc64le", "PowerPC 64 LE", "PPC"); } |