diff options
author | Hal Finkel <hfinkel@anl.gov> | 2013-04-05 23:28:58 +0000 |
---|---|---|
committer | Hal Finkel <hfinkel@anl.gov> | 2013-04-05 23:28:58 +0000 |
commit | 85526f2e711ad02c33e0063035936e05b6da02c1 (patch) | |
tree | 07592cd95d1b3b1e19f8de8a7c59e77576283b64 /llvm/lib/Target/PowerPC/PPCScheduleA2.td | |
parent | 1c8ef47681ad841ed52e53f2b998a1c9419b653d (diff) | |
download | bcm5719-llvm-85526f2e711ad02c33e0063035936e05b6da02c1.tar.gz bcm5719-llvm-85526f2e711ad02c33e0063035936e05b6da02c1.zip |
Correct the PPC A2 misprediction penalty
The manual states that there is a minimum of 13 cycles from when the
mispredicted branch is issued to when the correct branch target is
issued.
llvm-svn: 178925
Diffstat (limited to 'llvm/lib/Target/PowerPC/PPCScheduleA2.td')
-rw-r--r-- | llvm/lib/Target/PowerPC/PPCScheduleA2.td | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/PowerPC/PPCScheduleA2.td b/llvm/lib/Target/PowerPC/PPCScheduleA2.td index ae084aa0e8c..8d5838e54e1 100644 --- a/llvm/lib/Target/PowerPC/PPCScheduleA2.td +++ b/llvm/lib/Target/PowerPC/PPCScheduleA2.td @@ -759,7 +759,7 @@ def PPCA2Model : SchedMachineModel { let LoadLatency = 6; // Optimistic load latency assuming bypass. // This is overriden by OperandCycles if the // Itineraries are queried instead. - let MispredictPenalty = 6; + let MispredictPenalty = 13; let Itineraries = PPCA2Itineraries; } |