summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
diff options
context:
space:
mode:
authorTony Jiang <jtony@ca.ibm.com>2017-01-16 20:12:26 +0000
committerTony Jiang <jtony@ca.ibm.com>2017-01-16 20:12:26 +0000
commit8e8c444d3ddf2c6ca045a2487070e0ac30a63dda (patch)
tree3cecf7ec2710227b67f20fdd8f9f82877b7021bc /llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
parent65cce20caaef97b34d38dcf244f4cb2333514ec7 (diff)
downloadbcm5719-llvm-8e8c444d3ddf2c6ca045a2487070e0ac30a63dda.tar.gz
bcm5719-llvm-8e8c444d3ddf2c6ca045a2487070e0ac30a63dda.zip
[PowerPC] Expand ISEL instruction into if-then-else sequence.
Generally, the ISEL is expanded into if-then-else sequence, in some cases (like when the destination register is the same with the true or false value register), it may just be expanded into just the if or else sequence. llvm-svn: 292154
Diffstat (limited to 'llvm/lib/Target/PowerPC/PPCInstrInfo.cpp')
-rw-r--r--llvm/lib/Target/PowerPC/PPCInstrInfo.cpp6
1 files changed, 0 insertions, 6 deletions
diff --git a/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp b/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
index 51c86dd2170..315911db4e3 100644
--- a/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
+++ b/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp
@@ -696,9 +696,6 @@ bool PPCInstrInfo::canInsertSelect(const MachineBasicBlock &MBB,
ArrayRef<MachineOperand> Cond,
unsigned TrueReg, unsigned FalseReg,
int &CondCycles, int &TrueCycles, int &FalseCycles) const {
- if (!Subtarget.hasISEL())
- return false;
-
if (Cond.size() != 2)
return false;
@@ -740,9 +737,6 @@ void PPCInstrInfo::insertSelect(MachineBasicBlock &MBB,
assert(Cond.size() == 2 &&
"PPC branch conditions have two components!");
- assert(Subtarget.hasISEL() &&
- "Cannot insert select on target without ISEL support");
-
// Get the register classes.
MachineRegisterInfo &MRI = MBB.getParent()->getRegInfo();
const TargetRegisterClass *RC =
OpenPOWER on IntegriCloud