summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp
diff options
context:
space:
mode:
authorUlrich Weigand <ulrich.weigand@de.ibm.com>2013-03-26 10:55:45 +0000
committerUlrich Weigand <ulrich.weigand@de.ibm.com>2013-03-26 10:55:45 +0000
commit4a0838863b2517d921f4f1b3494ca415efe76d2e (patch)
tree389691593149cc62743d19c3084594cc999a80bb /llvm/lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp
parent35f9fdfdfda7a1aba41a97eb01d6dcd5feb279a6 (diff)
downloadbcm5719-llvm-4a0838863b2517d921f4f1b3494ca415efe76d2e.tar.gz
bcm5719-llvm-4a0838863b2517d921f4f1b3494ca415efe76d2e.zip
PowerPC: Remove LDrs pattern.
The LDrs pattern is a duplicate of LD, except that it accepts memory addresses where the displacement is a symbolLo64. An operand type "memrs" is defined for just that purpose. However, this wouldn't be necessary if the default "memrix" operand type were to simply accept 64-bit symbolic addresses directly. The only problem with that is that it uses "symbolLo", which is hardcoded to 32-bit. To fix this, this commit changes "memri" and "memrix" to use new operand types for the memory displacement, which allow iPTR instead of i32. This will also make address parsing easier to implment in the asm parser. No change in generated code. llvm-svn: 178005
Diffstat (limited to 'llvm/lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud