summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/PIC16
diff options
context:
space:
mode:
authorSanjiv Gupta <sanjiv.gupta@microchip.com>2009-08-07 05:44:27 +0000
committerSanjiv Gupta <sanjiv.gupta@microchip.com>2009-08-07 05:44:27 +0000
commit003dc1fa5b3f54ba08672a16b96efbf88af0ee54 (patch)
tree620e8dec35173afa33848f7d107677a11dfa1d15 /llvm/lib/Target/PIC16
parentb57430d6982095c788b6d89d92acf594d9d255b9 (diff)
downloadbcm5719-llvm-003dc1fa5b3f54ba08672a16b96efbf88af0ee54.tar.gz
bcm5719-llvm-003dc1fa5b3f54ba08672a16b96efbf88af0ee54.zip
Run memsel inserter just before emit assembly to avoid tinkering by other passes.
llvm-svn: 78369
Diffstat (limited to 'llvm/lib/Target/PIC16')
-rw-r--r--llvm/lib/Target/PIC16/PIC16TargetMachine.cpp2
-rw-r--r--llvm/lib/Target/PIC16/PIC16TargetMachine.h2
2 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/Target/PIC16/PIC16TargetMachine.cpp b/llvm/lib/Target/PIC16/PIC16TargetMachine.cpp
index 52846cf68cc..f2d8aab9b99 100644
--- a/llvm/lib/Target/PIC16/PIC16TargetMachine.cpp
+++ b/llvm/lib/Target/PIC16/PIC16TargetMachine.cpp
@@ -47,7 +47,7 @@ bool PIC16TargetMachine::addInstSelector(PassManagerBase &PM,
return false;
}
-bool PIC16TargetMachine::addPostRegAlloc(PassManagerBase &PM,
+bool PIC16TargetMachine::addPreEmitPass(PassManagerBase &PM,
CodeGenOpt::Level OptLevel) {
PM.add(createPIC16MemSelOptimizerPass());
return true; // -print-machineinstr should print after this.
diff --git a/llvm/lib/Target/PIC16/PIC16TargetMachine.h b/llvm/lib/Target/PIC16/PIC16TargetMachine.h
index c147f810e59..649c7ea1dc9 100644
--- a/llvm/lib/Target/PIC16/PIC16TargetMachine.h
+++ b/llvm/lib/Target/PIC16/PIC16TargetMachine.h
@@ -59,7 +59,7 @@ public:
virtual bool addInstSelector(PassManagerBase &PM,
CodeGenOpt::Level OptLevel);
- virtual bool addPostRegAlloc(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
+ virtual bool addPreEmitPass(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
}; // PIC16TargetMachine.
/// CooperTargetMachine
OpenPOWER on IntegriCloud