diff options
| author | Eric Christopher <echristo@gmail.com> | 2015-01-08 18:18:53 +0000 |
|---|---|---|
| committer | Eric Christopher <echristo@gmail.com> | 2015-01-08 18:18:53 +0000 |
| commit | 1933f20aa4eb81d700f64044494eb4d1f84adad2 (patch) | |
| tree | 81aec8d391c27697c5a893df7bb902aa1d64082d /llvm/lib/Target/Mips | |
| parent | 09455d94bfe8cd2d35587bfa6369cae3cc40551a (diff) | |
| download | bcm5719-llvm-1933f20aa4eb81d700f64044494eb4d1f84adad2.tar.gz bcm5719-llvm-1933f20aa4eb81d700f64044494eb4d1f84adad2.zip | |
Fix a couple of odd formatting issues.
llvm-svn: 225457
Diffstat (limited to 'llvm/lib/Target/Mips')
| -rw-r--r-- | llvm/lib/Target/Mips/MipsSEInstrInfo.cpp | 10 |
1 files changed, 4 insertions, 6 deletions
diff --git a/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp b/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp index 7341817ef67..74f291f609f 100644 --- a/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp +++ b/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp @@ -38,9 +38,8 @@ const MipsRegisterInfo &MipsSEInstrInfo::getRegisterInfo() const { /// the destination along with the FrameIndex of the loaded stack slot. If /// not, return 0. This predicate must return 0 if the instruction has /// any side effects other than loading from the stack slot. -unsigned MipsSEInstrInfo:: -isLoadFromStackSlot(const MachineInstr *MI, int &FrameIndex) const -{ +unsigned MipsSEInstrInfo::isLoadFromStackSlot(const MachineInstr *MI, + int &FrameIndex) const { unsigned Opc = MI->getOpcode(); if ((Opc == Mips::LW) || (Opc == Mips::LD) || @@ -61,9 +60,8 @@ isLoadFromStackSlot(const MachineInstr *MI, int &FrameIndex) const /// the source reg along with the FrameIndex of the loaded stack slot. If /// not, return 0. This predicate must return 0 if the instruction has /// any side effects other than storing to the stack slot. -unsigned MipsSEInstrInfo:: -isStoreToStackSlot(const MachineInstr *MI, int &FrameIndex) const -{ +unsigned MipsSEInstrInfo::isStoreToStackSlot(const MachineInstr *MI, + int &FrameIndex) const { unsigned Opc = MI->getOpcode(); if ((Opc == Mips::SW) || (Opc == Mips::SD) || |
