summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Mips/MipsInstrInfo.td
diff options
context:
space:
mode:
authorHrvoje Varga <Hrvoje.Varga@imgtec.com>2016-05-13 11:32:53 +0000
committerHrvoje Varga <Hrvoje.Varga@imgtec.com>2016-05-13 11:32:53 +0000
commit6f09cdfd485ba8426f6a6efaf65c2476932a3178 (patch)
treedc262cb0390673bfdce9ec99c0b044000cbc04e2 /llvm/lib/Target/Mips/MipsInstrInfo.td
parentadc1abe77ef8f582c81e7df653a0ab3411de38fe (diff)
downloadbcm5719-llvm-6f09cdfd485ba8426f6a6efaf65c2476932a3178.tar.gz
bcm5719-llvm-6f09cdfd485ba8426f6a6efaf65c2476932a3178.zip
[mips][microMIPS] Implement APPEND, BPOSGE32C, MODSUB, MULSA.W.PH and MULSAQ_S.W.PH instructions
Differential Revision: http://reviews.llvm.org/D14117 llvm-svn: 269408
Diffstat (limited to 'llvm/lib/Target/Mips/MipsInstrInfo.td')
-rw-r--r--llvm/lib/Target/Mips/MipsInstrInfo.td6
1 files changed, 6 insertions, 0 deletions
diff --git a/llvm/lib/Target/Mips/MipsInstrInfo.td b/llvm/lib/Target/Mips/MipsInstrInfo.td
index 0539c544a32..44f55032843 100644
--- a/llvm/lib/Target/Mips/MipsInstrInfo.td
+++ b/llvm/lib/Target/Mips/MipsInstrInfo.td
@@ -622,6 +622,12 @@ def brtarget : Operand<OtherVT> {
let DecoderMethod = "DecodeBranchTarget";
let ParserMatchClass = MipsJumpTargetAsmOperand;
}
+def brtarget1SImm16 : Operand<OtherVT> {
+ let EncoderMethod = "getBranchTargetOpValue1SImm16";
+ let OperandType = "OPERAND_PCREL";
+ let DecoderMethod = "DecodeBranchTarget1SImm16";
+ let ParserMatchClass = MipsJumpTargetAsmOperand;
+}
def calltarget : Operand<iPTR> {
let EncoderMethod = "getJumpTargetOpValue";
let ParserMatchClass = MipsJumpTargetAsmOperand;
OpenPOWER on IntegriCloud