summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Mips/MipsISelLowering.cpp
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2009-06-03 20:30:14 +0000
committerDan Gohman <gohman@apple.com>2009-06-03 20:30:14 +0000
commitd5ca70648c5e610098f1ca09365923d6ae96cb47 (patch)
tree1999c06e23b0feb1ba0f255bb826d0b2d2426200 /llvm/lib/Target/Mips/MipsISelLowering.cpp
parent4751bb9edb24eec2b8b58ce2c9b690ea52d31124 (diff)
downloadbcm5719-llvm-d5ca70648c5e610098f1ca09365923d6ae96cb47.tar.gz
bcm5719-llvm-d5ca70648c5e610098f1ca09365923d6ae96cb47.zip
Convert Alpha and Mips to use a MachineFunctionInfo subclass to
carry GlobalBaseReg, and GlobalRetAddr too in Alpha's case. This eliminates the need for them to search through the MachineRegisterInfo livein list in order to identify these virtual registers. EmitLiveInCopies is now the only user of the virtual register portion of MachineRegisterInfo's livein data. llvm-svn: 72802
Diffstat (limited to 'llvm/lib/Target/Mips/MipsISelLowering.cpp')
-rw-r--r--llvm/lib/Target/Mips/MipsISelLowering.cpp3
1 files changed, 0 insertions, 3 deletions
diff --git a/llvm/lib/Target/Mips/MipsISelLowering.cpp b/llvm/lib/Target/Mips/MipsISelLowering.cpp
index 9281940019a..4517cfc96a4 100644
--- a/llvm/lib/Target/Mips/MipsISelLowering.cpp
+++ b/llvm/lib/Target/Mips/MipsISelLowering.cpp
@@ -941,9 +941,6 @@ LowerFORMAL_ARGUMENTS(SDValue Op, SelectionDAG &DAG)
unsigned StackReg = MF.getTarget().getRegisterInfo()->getFrameRegister(MF);
- // GP must be live into PIC and non-PIC call target.
- AddLiveIn(MF, Mips::GP, Mips::CPURegsRegisterClass);
-
// Assign locations to all of the incoming arguments.
SmallVector<CCValAssign, 16> ArgLocs;
CCState CCInfo(CC, isVarArg, getTargetMachine(), ArgLocs);
OpenPOWER on IntegriCloud