summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2012-03-04 10:43:23 +0000
committerCraig Topper <craig.topper@gmail.com>2012-03-04 10:43:23 +0000
commit1d3265887755f2eac986407343dc7447948e9a72 (patch)
treec0af8f45958150e8a5b2f31d2b67a2ac236182ae /llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp
parentdc2cada889b3bcf652fd8f356e2b96cea8e6e228 (diff)
downloadbcm5719-llvm-1d3265887755f2eac986407343dc7447948e9a72.tar.gz
bcm5719-llvm-1d3265887755f2eac986407343dc7447948e9a72.zip
Use uint16_t to store register overlaps to reduce static data.
llvm-svn: 152001
Diffstat (limited to 'llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp')
-rw-r--r--llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp b/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp
index dfc01cd189c..debf2f1b85c 100644
--- a/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp
+++ b/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp
@@ -244,7 +244,7 @@ bool Filler::IsRegInSet(SmallSet<unsigned, 32>& RegSet, unsigned Reg) {
if (RegSet.count(Reg))
return true;
// check Aliased Registers
- for (const unsigned *Alias = TM.getRegisterInfo()->getAliasSet(Reg);
+ for (const uint16_t *Alias = TM.getRegisterInfo()->getAliasSet(Reg);
*Alias; ++Alias)
if (RegSet.count(*Alias))
return true;
OpenPOWER on IntegriCloud