summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp
diff options
context:
space:
mode:
authorJakub Kuderski <jakub.kuderski@arm.com>2015-09-08 10:03:17 +0000
committerJakub Kuderski <jakub.kuderski@arm.com>2015-09-08 10:03:17 +0000
commit7cd48100214c7c7ccf3d0e093e3d88db969865f1 (patch)
tree01a76f2bc60ba51c2bffd238033bb76d58f9edf1 /llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp
parentd96d89f6e5f0948c7ee8daf60ae19c356c43dfdf (diff)
downloadbcm5719-llvm-7cd48100214c7c7ccf3d0e093e3d88db969865f1.tar.gz
bcm5719-llvm-7cd48100214c7c7ccf3d0e093e3d88db969865f1.zip
There is a trunc(lshr (zext A), Cst) optimization in InstCombineCasts that
removes cast by performing the lshr on smaller types. However, currently there is no trunc(lshr (sext A), Cst) variant. This patch add such optimization by transforming trunc(lshr (sext A), Cst) to ashr A, Cst. Differential Revision: http://reviews.llvm.org/D12520 llvm-svn: 246997
Diffstat (limited to 'llvm/lib/Target/Mips/Disassembler/MipsDisassembler.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud