summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/MSIL
diff options
context:
space:
mode:
authorDaniel Dunbar <daniel@zuster.org>2009-07-18 23:03:22 +0000
committerDaniel Dunbar <daniel@zuster.org>2009-07-18 23:03:22 +0000
commit67038c1333482fe2669455d67d797274be4ff8ef (patch)
tree6596c5cb196e74c55398f4ce2e4b5fa014ac89ff /llvm/lib/Target/MSIL
parent118ce16bf545a47c8754adceb699f71527c31c56 (diff)
downloadbcm5719-llvm-67038c1333482fe2669455d67d797274be4ff8ef.tar.gz
bcm5719-llvm-67038c1333482fe2669455d67d797274be4ff8ef.zip
Put Target definitions inside Target specific header, and llvm namespace.
llvm-svn: 76344
Diffstat (limited to 'llvm/lib/Target/MSIL')
-rw-r--r--llvm/lib/Target/MSIL/MSILWriter.cpp1
-rw-r--r--llvm/lib/Target/MSIL/MSILWriter.h5
-rw-r--r--llvm/lib/Target/MSIL/TargetInfo/MSILTargetInfo.cpp2
3 files changed, 6 insertions, 2 deletions
diff --git a/llvm/lib/Target/MSIL/MSILWriter.cpp b/llvm/lib/Target/MSIL/MSILWriter.cpp
index dbfcdb7207b..af5e722b90f 100644
--- a/llvm/lib/Target/MSIL/MSILWriter.cpp
+++ b/llvm/lib/Target/MSIL/MSILWriter.cpp
@@ -47,7 +47,6 @@ namespace {
};
}
-extern Target TheMSILTarget;
static RegisterTarget<MSILTarget> X(TheMSILTarget, "msil", "MSIL backend");
// Force static initialization.
diff --git a/llvm/lib/Target/MSIL/MSILWriter.h b/llvm/lib/Target/MSIL/MSILWriter.h
index f1b6a696ada..0d0d0ff271f 100644
--- a/llvm/lib/Target/MSIL/MSILWriter.h
+++ b/llvm/lib/Target/MSIL/MSILWriter.h
@@ -30,6 +30,10 @@
#include <ios>
using namespace llvm;
+namespace llvm {
+ extern Target TheMSILTarget;
+}
+
namespace {
class MSILModule : public ModulePass {
@@ -253,6 +257,7 @@ namespace {
void printExternals();
};
+
}
#endif
diff --git a/llvm/lib/Target/MSIL/TargetInfo/MSILTargetInfo.cpp b/llvm/lib/Target/MSIL/TargetInfo/MSILTargetInfo.cpp
index 47e650be82a..79e9c207430 100644
--- a/llvm/lib/Target/MSIL/TargetInfo/MSILTargetInfo.cpp
+++ b/llvm/lib/Target/MSIL/TargetInfo/MSILTargetInfo.cpp
@@ -11,7 +11,7 @@
#include "llvm/Target/TargetRegistry.h"
using namespace llvm;
-Target TheMSILTarget;
+Target llvm::TheMSILTarget;
static unsigned MSIL_JITMatchQuality() {
return 0;
OpenPOWER on IntegriCloud