summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon
diff options
context:
space:
mode:
authorDerek Schuff <dschuff@google.com>2013-05-14 16:26:38 +0000
committerDerek Schuff <dschuff@google.com>2013-05-14 16:26:38 +0000
commitbd7c6e5015177cf50e8094bcb7cb863d9f91b4e5 (patch)
tree1abd906597da954b80c3561de3509b50ee96907b /llvm/lib/Target/Hexagon
parentef3d1a24ed4c05d5968182a0a26b3b244a166a4e (diff)
downloadbcm5719-llvm-bd7c6e5015177cf50e8094bcb7cb863d9f91b4e5.tar.gz
bcm5719-llvm-bd7c6e5015177cf50e8094bcb7cb863d9f91b4e5.zip
Fix ARM FastISel tests, as a first step to enabling ARM FastISel
ARM FastISel is currently only enabled for iOS non-Thumb1, and I'm working on enabling it for other targets. As a first step I've fixed some of the tests. Changes to ARM FastISel tests: - Different triples don't generate the same relocations (especially movw/movt versus constant pool loads). Use a regex to allow either. - Mangling is different. Use a regex to allow either. - The reserved registers are sometimes different, so registers get allocated in a different order. Capture the names only where this occurs. - Add -verify-machineinstrs to some tests where it works. It doesn't work everywhere it should yet. - Add -fast-isel-abort to many tests that didn't have it before. - Split out the VarArg test from fast-isel-call.ll into its own test. This simplifies test setup because of --check-prefix. Patch by JF Bastien llvm-svn: 181801
Diffstat (limited to 'llvm/lib/Target/Hexagon')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud