diff options
author | Colin LeMahieu <colinl@codeaurora.org> | 2015-02-05 17:49:13 +0000 |
---|---|---|
committer | Colin LeMahieu <colinl@codeaurora.org> | 2015-02-05 17:49:13 +0000 |
commit | f297dbed487cd02514ee3e022c89dc2242475465 (patch) | |
tree | a7a8b2786b15947d3d6ae6ace91adb160e6a8f00 /llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp | |
parent | 67667bcdc4e2c3e79696febdcc7ead6f04766222 (diff) | |
download | bcm5719-llvm-f297dbed487cd02514ee3e022c89dc2242475465.tar.gz bcm5719-llvm-f297dbed487cd02514ee3e022c89dc2242475465.zip |
[Hexagon] Renaming A2_addi and formatting.
llvm-svn: 228318
Diffstat (limited to 'llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp')
-rw-r--r-- | llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp | 12 |
1 files changed, 6 insertions, 6 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp b/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp index 8e016e4e1d2..2c574c59fd4 100644 --- a/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp +++ b/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp @@ -170,7 +170,7 @@ void HexagonRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II, MI.getOperand(0).getReg(); // Check if offset can fit in addi. - if (!TII.isValidOffset(Hexagon::ADD_ri, Offset)) { + if (!TII.isValidOffset(Hexagon::A2_addi, Offset)) { BuildMI(*MI.getParent(), II, MI.getDebugLoc(), TII.get(Hexagon::CONST32_Int_Real), dstReg).addImm(Offset); BuildMI(*MI.getParent(), II, MI.getDebugLoc(), @@ -178,7 +178,7 @@ void HexagonRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II, dstReg).addReg(FrameReg).addReg(dstReg); } else { BuildMI(*MI.getParent(), II, MI.getDebugLoc(), - TII.get(Hexagon::ADD_ri), + TII.get(Hexagon::A2_addi), dstReg).addReg(FrameReg).addImm(Offset); } @@ -196,7 +196,7 @@ void HexagonRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II, unsigned resReg = HEXAGON_RESERVED_REG_1; // Check if offset can fit in addi. - if (!TII.isValidOffset(Hexagon::ADD_ri, Offset)) { + if (!TII.isValidOffset(Hexagon::A2_addi, Offset)) { BuildMI(*MI.getParent(), II, MI.getDebugLoc(), TII.get(Hexagon::CONST32_Int_Real), resReg).addImm(Offset); BuildMI(*MI.getParent(), II, MI.getDebugLoc(), @@ -204,7 +204,7 @@ void HexagonRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II, resReg).addReg(FrameReg).addReg(resReg); } else { BuildMI(*MI.getParent(), II, MI.getDebugLoc(), - TII.get(Hexagon::ADD_ri), + TII.get(Hexagon::A2_addi), resReg).addReg(FrameReg).addImm(Offset); } MI.getOperand(FIOperandNum).ChangeToRegister(resReg, false, false,true); @@ -228,7 +228,7 @@ void HexagonRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II, MI.getOperand(FIOperandNum).ChangeToRegister(getStackRegister(), false, false, false); MI.getOperand(FIOperandNum+1).ChangeToImmediate(FrameSize+Offset); - } else if (!TII.isValidOffset(Hexagon::ADD_ri, Offset)) { + } else if (!TII.isValidOffset(Hexagon::A2_addi, Offset)) { BuildMI(*MI.getParent(), II, MI.getDebugLoc(), TII.get(Hexagon::CONST32_Int_Real), ResReg).addImm(Offset); BuildMI(*MI.getParent(), II, MI.getDebugLoc(), @@ -239,7 +239,7 @@ void HexagonRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II, MI.getOperand(FIOperandNum+1).ChangeToImmediate(0); } else { BuildMI(*MI.getParent(), II, MI.getDebugLoc(), - TII.get(Hexagon::ADD_ri), ResReg).addReg(FrameReg). + TII.get(Hexagon::A2_addi), ResReg).addReg(FrameReg). addImm(Offset); MI.getOperand(FIOperandNum).ChangeToRegister(ResReg, false, false, true); |