summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp
diff options
context:
space:
mode:
authorKrzysztof Parzyszek <kparzysz@codeaurora.org>2017-02-07 17:47:37 +0000
committerKrzysztof Parzyszek <kparzysz@codeaurora.org>2017-02-07 17:47:37 +0000
commit5ea971ced513761fce18f16d56f75a88e2d6a92d (patch)
tree78f72be624b5f322341b563fb69222fe865a53b1 /llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp
parentc8d676ef72e18253b522f75d6f00e1df2aa8b3bd (diff)
downloadbcm5719-llvm-5ea971ced513761fce18f16d56f75a88e2d6a92d.tar.gz
bcm5719-llvm-5ea971ced513761fce18f16d56f75a88e2d6a92d.zip
[Hexagon] Update instruction types
Remove TypeXTYPE, TypeALU32, TypeSYSTEM, TypeJR, and instead use their architecture counterparts. Patch by Colin LeMahieu. llvm-svn: 294321
Diffstat (limited to 'llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp')
-rw-r--r--llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp4
1 files changed, 3 insertions, 1 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp b/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp
index 9ff9d93ea0c..20dc9b0da1d 100644
--- a/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp
@@ -74,7 +74,9 @@ bool HexagonCallMutation::shouldTFRICallBind(const HexagonInstrInfo &HII,
return false;
// TypeXTYPE are 64 bit operations.
- if (HII.getType(*Inst2.getInstr()) == HexagonII::TypeXTYPE)
+ unsigned Type = HII.getType(*Inst2.getInstr());
+ if (Type == HexagonII::TypeS_2op || Type == HexagonII::TypeS_3op ||
+ Type == HexagonII::TypeALU64 || Type == HexagonII::TypeM)
return true;
return false;
}
OpenPOWER on IntegriCloud