summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonInstrAlias.td
diff options
context:
space:
mode:
authorStanislav Mekhanoshin <Stanislav.Mekhanoshin@amd.com>2016-11-15 19:00:15 +0000
committerStanislav Mekhanoshin <Stanislav.Mekhanoshin@amd.com>2016-11-15 19:00:15 +0000
commitea91cca593bb543edce86c15c2948ef71b022932 (patch)
treeaea58698cfc016852db61f0eedd5f8ffa1a4353a /llvm/lib/Target/Hexagon/HexagonInstrAlias.td
parentcd433d28118b345ba367420cbed1acd8fb1e4ea3 (diff)
downloadbcm5719-llvm-ea91cca593bb543edce86c15c2948ef71b022932.tar.gz
bcm5719-llvm-ea91cca593bb543edce86c15c2948ef71b022932.zip
[AMDGPU] Add wave barrier builtin
The wave barrier represents the discardable barrier. Its main purpose is to carry convergent attribute, thus preventing illegal CFG optimizations. All lanes in a wave come to convergence point simultaneously with SIMT, thus no special instruction is needed in the ISA. The barrier is discarded during code generation. Differential Revision: https://reviews.llvm.org/D26585 llvm-svn: 287007
Diffstat (limited to 'llvm/lib/Target/Hexagon/HexagonInstrAlias.td')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud