summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp
diff options
context:
space:
mode:
authorKrzysztof Parzyszek <kparzysz@codeaurora.org>2017-09-26 15:31:15 +0000
committerKrzysztof Parzyszek <kparzysz@codeaurora.org>2017-09-26 15:31:15 +0000
commit9801d7fd9ff3dcecddbfc68b17951a4286b08703 (patch)
tree884bae8eaf8323fb0406211d16f79cd50d1c785e /llvm/lib/Target/Hexagon/HexagonBitTracker.cpp
parent1f29745315bcd8762c9bff773146054c66c0a710 (diff)
downloadbcm5719-llvm-9801d7fd9ff3dcecddbfc68b17951a4286b08703.tar.gz
bcm5719-llvm-9801d7fd9ff3dcecddbfc68b17951a4286b08703.zip
[Hexagon] Fix a typo: #ifndef DEBUG -> #ifndef NDEBUG
llvm-svn: 314216
Diffstat (limited to 'llvm/lib/Target/Hexagon/HexagonBitTracker.cpp')
-rw-r--r--llvm/lib/Target/Hexagon/HexagonBitTracker.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp b/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp
index 1b7c0debdab..08e08fe5087 100644
--- a/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp
+++ b/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp
@@ -149,7 +149,7 @@ const TargetRegisterClass &HexagonEvaluator::composeWithSubRegIndex(
default:
break;
}
-#ifndef DEBUG
+#ifndef NDEBUG
dbgs() << "Reg class id: " << RC.getID() << " idx: " << Idx << '\n';
#endif
llvm_unreachable("Unimplemented combination of reg class/subreg idx");
OpenPOWER on IntegriCloud