diff options
| author | Bill Wendling <isanbard@gmail.com> | 2008-02-26 21:11:01 +0000 |
|---|---|---|
| committer | Bill Wendling <isanbard@gmail.com> | 2008-02-26 21:11:01 +0000 |
| commit | c24ea4fb41061acf696e9dd77022868d7ce69bb4 (patch) | |
| tree | 102f1325fe103ce1d13586b5975c8040f3a8e514 /llvm/lib/Target/CellSPU/SPUAsmPrinter.cpp | |
| parent | c7ba873dc729aaaad9d65b2264d11dcf7aacb1d4 (diff) | |
| download | bcm5719-llvm-c24ea4fb41061acf696e9dd77022868d7ce69bb4.tar.gz bcm5719-llvm-c24ea4fb41061acf696e9dd77022868d7ce69bb4.zip | |
Change "Name" to "AsmName" in the target register info. Gee, a refactoring tool
would have been a Godsend here!
llvm-svn: 47625
Diffstat (limited to 'llvm/lib/Target/CellSPU/SPUAsmPrinter.cpp')
| -rw-r--r-- | llvm/lib/Target/CellSPU/SPUAsmPrinter.cpp | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/lib/Target/CellSPU/SPUAsmPrinter.cpp b/llvm/lib/Target/CellSPU/SPUAsmPrinter.cpp index b62bf62d3df..d96ec9dac1a 100644 --- a/llvm/lib/Target/CellSPU/SPUAsmPrinter.cpp +++ b/llvm/lib/Target/CellSPU/SPUAsmPrinter.cpp @@ -75,14 +75,14 @@ namespace { unsigned RegNo = MO.getReg(); assert(TargetRegisterInfo::isPhysicalRegister(RegNo) && "Not physreg??"); - O << TM.getRegisterInfo()->get(RegNo).Name; + O << TM.getRegisterInfo()->get(RegNo).AsmName; } void printOperand(const MachineInstr *MI, unsigned OpNo) { const MachineOperand &MO = MI->getOperand(OpNo); if (MO.isRegister()) { assert(TargetRegisterInfo::isPhysicalRegister(MO.getReg())&&"Not physreg??"); - O << TM.getRegisterInfo()->get(MO.getReg()).Name; + O << TM.getRegisterInfo()->get(MO.getReg()).AsmName; } else if (MO.isImmediate()) { O << MO.getImm(); } else { @@ -149,7 +149,7 @@ namespace { // the value contained in the register. For this reason, the darwin // assembler requires that we print r0 as 0 (no r) when used as the base. const MachineOperand &MO = MI->getOperand(OpNo); - O << TM.getRegisterInfo()->get(MO.getReg()).Name; + O << TM.getRegisterInfo()->get(MO.getReg()).AsmName; O << ", "; printOperand(MI, OpNo+1); } |

