summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Alpha/AlphaTargetMachine.cpp
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2009-07-15 22:32:11 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2009-07-15 22:32:11 +0000
commit41ed90f03ea18a44992d0154e10b15a6d41461d7 (patch)
tree0f8218ed71a6df926f04be400ab6e2ac6fa760db /llvm/lib/Target/Alpha/AlphaTargetMachine.cpp
parent19251ec836413c98744e8ac116dfc83521f17c4b (diff)
downloadbcm5719-llvm-41ed90f03ea18a44992d0154e10b15a6d41461d7.tar.gz
bcm5719-llvm-41ed90f03ea18a44992d0154e10b15a6d41461d7.zip
Fix bug in RegScavenger::scavengeRegister().
Reserved registers are not candidates for scavenging, and they were removed from the candidate list like this: CreateRegClassMask(RC, Candidates); Candidates ^= ReservedRegs; However, when there are reserved registers outside RC, this causes invalid bits to be set in Candidates. llvm-svn: 75847
Diffstat (limited to 'llvm/lib/Target/Alpha/AlphaTargetMachine.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud