summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2007-05-01 09:13:03 +0000
committerEvan Cheng <evan.cheng@apple.com>2007-05-01 09:13:03 +0000
commit5662b21db1ec54fd40e1995b814ee7c34ec6baf0 (patch)
treecfcd49808af54fc3c7bd8fd34161c1845cd5daaf /llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp
parent8cd28f0fb1ffff3f1eb2692ba9e6d644b1ae0669 (diff)
downloadbcm5719-llvm-5662b21db1ec54fd40e1995b814ee7c34ec6baf0.tar.gz
bcm5719-llvm-5662b21db1ec54fd40e1995b814ee7c34ec6baf0.zip
eliminateFrameIndex() change.
llvm-svn: 36626
Diffstat (limited to 'llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp')
-rw-r--r--llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp4
1 files changed, 3 insertions, 1 deletions
diff --git a/llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp b/llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp
index 717b5388e0f..72a84072c27 100644
--- a/llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp
+++ b/llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp
@@ -255,7 +255,9 @@ eliminateCallFramePseudoInstr(MachineFunction &MF, MachineBasicBlock &MBB,
//<- SP
void AlphaRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II,
- RegScavenger *RS) const {
+ int SPAdj, RegScavenger *RS) const {
+ assert(SPAdj == 0 && "Unexpected");
+
unsigned i = 0;
MachineInstr &MI = *II;
MachineBasicBlock &MBB = *MI.getParent();
OpenPOWER on IntegriCloud