summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2006-05-04 17:52:23 +0000
committerChris Lattner <sabre@nondot.org>2006-05-04 17:52:23 +0000
commit10d6341618d792accb16a959a8481cbed4c7daec (patch)
treef46455c3468146bd3a6f81f1585e38d70a8ae610 /llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp
parentfb2969205596dd8f0c5995e446f01a7b918fa4cf (diff)
downloadbcm5719-llvm-10d6341618d792accb16a959a8481cbed4c7daec.tar.gz
bcm5719-llvm-10d6341618d792accb16a959a8481cbed4c7daec.zip
Move some methods out of MachineInstr into MachineOperand
llvm-svn: 28102
Diffstat (limited to 'llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp')
-rw-r--r--llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp9
1 files changed, 4 insertions, 5 deletions
diff --git a/llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp b/llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp
index 95f60ed2e60..55a98aa69e0 100644
--- a/llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp
+++ b/llvm/lib/Target/Alpha/AlphaRegisterInfo.cpp
@@ -216,7 +216,7 @@ AlphaRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II) const {
int FrameIndex = MI.getOperand(i).getFrameIndex();
// Add the base register of R30 (SP) or R15 (FP).
- MI.SetMachineOperandReg(i + 1, FP ? Alpha::R15 : Alpha::R30);
+ MI.getOperand(i + 1).ChangeToRegister(FP ? Alpha::R15 : Alpha::R30);
// Now add the frame object offset to the offset from the virtual frame index.
int Offset = MF.getFrameInfo()->getObjectOffset(FrameIndex);
@@ -233,15 +233,14 @@ AlphaRegisterInfo::eliminateFrameIndex(MachineBasicBlock::iterator II) const {
//so in this case, we need to use a temporary register, and move the original
//inst off the SP/FP
//fix up the old:
- MI.SetMachineOperandReg(i + 1, Alpha::R28);
- MI.SetMachineOperandConst(i, MachineOperand::MO_Immediate,
- getLower16(Offset));
+ MI.getOperand(i + 1).ChangeToRegister(Alpha::R28);
+ MI.getOperand(i).ChangeToImmediate(getLower16(Offset));
//insert the new
MachineInstr* nMI=BuildMI(Alpha::LDAH, 2, Alpha::R28)
.addImm(getUpper16(Offset)).addReg(FP ? Alpha::R15 : Alpha::R30);
MBB.insert(II, nMI);
} else {
- MI.SetMachineOperandConst(i, MachineOperand::MO_Immediate, Offset);
+ MI.getOperand(i).ChangeToImmediate(Offset);
}
}
OpenPOWER on IntegriCloud