summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Alpha/AlphaISelLowering.cpp
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2009-06-14 23:30:43 +0000
committerDan Gohman <gohman@apple.com>2009-06-14 23:30:43 +0000
commit4fe64deb7bf4765e79f0a93735c7d5500225e214 (patch)
treec7476fbd5c3783297c59466f8b4a58d9908d4c60 /llvm/lib/Target/Alpha/AlphaISelLowering.cpp
parent038d02e74e0dcf33b0ce866c71b0d886e9577777 (diff)
downloadbcm5719-llvm-4fe64deb7bf4765e79f0a93735c7d5500225e214.tar.gz
bcm5719-llvm-4fe64deb7bf4765e79f0a93735c7d5500225e214.zip
Fix old-style type names in comments.
llvm-svn: 73362
Diffstat (limited to 'llvm/lib/Target/Alpha/AlphaISelLowering.cpp')
-rw-r--r--llvm/lib/Target/Alpha/AlphaISelLowering.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/Alpha/AlphaISelLowering.cpp b/llvm/lib/Target/Alpha/AlphaISelLowering.cpp
index 7ed8ef60302..1be17135357 100644
--- a/llvm/lib/Target/Alpha/AlphaISelLowering.cpp
+++ b/llvm/lib/Target/Alpha/AlphaISelLowering.cpp
@@ -39,7 +39,7 @@ static unsigned AddLiveIn(MachineFunction &MF, unsigned PReg,
AlphaTargetLowering::AlphaTargetLowering(TargetMachine &TM) : TargetLowering(TM) {
// Set up the TargetLowering object.
- //I am having problems with shr n ubyte 1
+ //I am having problems with shr n i8 1
setShiftAmountType(MVT::i64);
setBooleanContents(ZeroOrOneBooleanContent);
OpenPOWER on IntegriCloud