summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2007-06-22 14:59:07 +0000
committerDan Gohman <gohman@apple.com>2007-06-22 14:59:07 +0000
commit309d3d51b315f923c0364e16579295fe8d5f1219 (patch)
treec2aad486a20207baeb43cb57640b91095dee8dd6 /llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp
parent81a752aa95c2e9b932e326d25853c1e9db2d90a7 (diff)
downloadbcm5719-llvm-309d3d51b315f923c0364e16579295fe8d5f1219.tar.gz
bcm5719-llvm-309d3d51b315f923c0364e16579295fe8d5f1219.zip
Move ComputeMaskedBits, MaskedValueIsZero, and ComputeNumSignBits from
TargetLowering to SelectionDAG so that they have more convenient access to the current DAG, in preparation for the ValueType routines being changed from standalone functions to members of SelectionDAG for the pre-legalize vector type changes. llvm-svn: 37704
Diffstat (limited to 'llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp')
-rw-r--r--llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp b/llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp
index e82e24b80d2..4f7533cd98e 100644
--- a/llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp
+++ b/llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp
@@ -90,7 +90,7 @@ namespace {
// see if the missing bits (0x1000) are already known zero if not, the zap
// isn't okay to do, as it won't clear all the required bits.
if (BitsToCheck &&
- !getTargetLowering().MaskedValueIsZero(LHS, BitsToCheck))
+ !CurDAG->MaskedValueIsZero(LHS, BitsToCheck))
return 0;
return Result;
OpenPOWER on IntegriCloud