summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2008-02-04 23:06:48 +0000
committerEvan Cheng <evan.cheng@apple.com>2008-02-04 23:06:48 +0000
commit2cb9068c78d4f0d5caff25ecb0bbc59cf655f898 (patch)
treeab9175fac35625a6e405b9c4419bcc15c4ad6cc2 /llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp
parent5420516b3f9abaf6d3b9876b5150e66112cd2197 (diff)
downloadbcm5719-llvm-2cb9068c78d4f0d5caff25ecb0bbc59cf655f898.tar.gz
bcm5719-llvm-2cb9068c78d4f0d5caff25ecb0bbc59cf655f898.zip
Dwarf requires variable entries to be in the source order. Right now, since we are recording variable information at isel time this means parameters would appear in the reverse order. The short term fix is to issue recordVariable() at asm printing time instead.
llvm-svn: 46724
Diffstat (limited to 'llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp')
-rw-r--r--llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp1
1 files changed, 0 insertions, 1 deletions
diff --git a/llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp b/llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp
index 908057e44d2..d1e1311ae93 100644
--- a/llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp
+++ b/llvm/lib/Target/Alpha/AlphaISelDAGToDAG.cpp
@@ -18,7 +18,6 @@
#include "llvm/CodeGen/MachineInstrBuilder.h"
#include "llvm/CodeGen/MachineFrameInfo.h"
#include "llvm/CodeGen/MachineFunction.h"
-#include "llvm/CodeGen/MachineModuleInfo.h"
#include "llvm/CodeGen/MachineRegisterInfo.h"
#include "llvm/CodeGen/SelectionDAG.h"
#include "llvm/CodeGen/SelectionDAGISel.h"
OpenPOWER on IntegriCloud