summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AVR/MCTargetDesc
diff options
context:
space:
mode:
authorAlex Bradbury <asb@lowrisc.org>2018-01-03 09:30:39 +0000
committerAlex Bradbury <asb@lowrisc.org>2018-01-03 09:30:39 +0000
commit7c093bf1cf2b8ef018eaddcd4d7791f5d58c4c0b (patch)
treef887d58f149ff1039db0662fc8300bb7abb74e5f /llvm/lib/Target/AVR/MCTargetDesc
parente7602ce3fca93a724a6962e111db0e978ccec69c (diff)
downloadbcm5719-llvm-7c093bf1cf2b8ef018eaddcd4d7791f5d58c4c0b.tar.gz
bcm5719-llvm-7c093bf1cf2b8ef018eaddcd4d7791f5d58c4c0b.zip
Fix build of WebAssembly and AVR backends after r321692
As experimental backends, I didn't have them configured to build in my local build config. llvm-svn: 321696
Diffstat (limited to 'llvm/lib/Target/AVR/MCTargetDesc')
-rw-r--r--llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp6
-rw-r--r--llvm/lib/Target/AVR/MCTargetDesc/AVRMCTargetDesc.h5
2 files changed, 6 insertions, 5 deletions
diff --git a/llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp b/llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp
index 2d9dd4f8f83..2f5e9f02e53 100644
--- a/llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp
+++ b/llvm/lib/Target/AVR/MCTargetDesc/AVRAsmBackend.cpp
@@ -476,10 +476,10 @@ bool AVRAsmBackend::shouldForceRelocation(const MCAssembler &Asm,
}
}
-MCAsmBackend *createAVRAsmBackend(const Target &T, const MCRegisterInfo &MRI,
- const Triple &TT, StringRef CPU,
+MCAsmBackend *createAVRAsmBackend(const Target &T, const MCSubtargetInfo &STI,
+ const MCRegisterInfo &MRI,
const llvm::MCTargetOptions &TO) {
- return new AVRAsmBackend(TT.getOS());
+ return new AVRAsmBackend(STI.getTargetTriple().getOS());
}
} // end of namespace llvm
diff --git a/llvm/lib/Target/AVR/MCTargetDesc/AVRMCTargetDesc.h b/llvm/lib/Target/AVR/MCTargetDesc/AVRMCTargetDesc.h
index 5615fd72e45..fcfd8cf8229 100644
--- a/llvm/lib/Target/AVR/MCTargetDesc/AVRMCTargetDesc.h
+++ b/llvm/lib/Target/AVR/MCTargetDesc/AVRMCTargetDesc.h
@@ -26,6 +26,7 @@ class MCContext;
class MCInstrInfo;
class MCObjectWriter;
class MCRegisterInfo;
+class MCSubtargetInfo;
class MCTargetOptions;
class StringRef;
class Target;
@@ -42,8 +43,8 @@ MCCodeEmitter *createAVRMCCodeEmitter(const MCInstrInfo &MCII,
MCContext &Ctx);
/// Creates an assembly backend for AVR.
-MCAsmBackend *createAVRAsmBackend(const Target &T, const MCRegisterInfo &MRI,
- const Triple &TT, StringRef CPU,
+MCAsmBackend *createAVRAsmBackend(const Target &T, const MCSubtargetInfo &STI,
+ const MCRegisterInfo &MRI,
const llvm::MCTargetOptions &TO);
/// Creates an ELF object writer for AVR.
OpenPOWER on IntegriCloud