summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2012-03-08 08:22:45 +0000
committerCraig Topper <craig.topper@gmail.com>2012-03-08 08:22:45 +0000
commit5a4bcc749acae6b92451cc9c2aa502d25600fbce (patch)
tree455e4ecf98ac8da6999732b1fe6963dc25d41079 /llvm/lib/Target/ARM/Thumb2SizeReduction.cpp
parent544637937af1cee7b301212eb396c2ff8a4b906f (diff)
downloadbcm5719-llvm-5a4bcc749acae6b92451cc9c2aa502d25600fbce.tar.gz
bcm5719-llvm-5a4bcc749acae6b92451cc9c2aa502d25600fbce.zip
Use uint16_t to store instruction implicit uses and defs. Reduces static data.
llvm-svn: 152301
Diffstat (limited to 'llvm/lib/Target/ARM/Thumb2SizeReduction.cpp')
-rw-r--r--llvm/lib/Target/ARM/Thumb2SizeReduction.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp b/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp
index 5ee5f4202ef..88f77ff2e64 100644
--- a/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp
+++ b/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp
@@ -189,7 +189,7 @@ Thumb2SizeReduce::Thumb2SizeReduce() : MachineFunctionPass(ID) {
}
static bool HasImplicitCPSRDef(const MCInstrDesc &MCID) {
- for (const unsigned *Regs = MCID.ImplicitDefs; *Regs; ++Regs)
+ for (const uint16_t *Regs = MCID.getImplicitDefs(); *Regs; ++Regs)
if (*Regs == ARM::CPSR)
return true;
return false;
OpenPOWER on IntegriCloud