summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp
diff options
context:
space:
mode:
authorAmaury de la Vieuville <amaury.dlv@gmail.com>2013-06-18 08:13:05 +0000
committerAmaury de la Vieuville <amaury.dlv@gmail.com>2013-06-18 08:13:05 +0000
commiteac0bad0843b98cd567aae76a41ca50f3d87dd0e (patch)
tree56343b3564ee8546af8466c6c851dab01daa340b /llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp
parentaa7fdf8741958a35ff06ef993ebb8e4379afe56e (diff)
downloadbcm5719-llvm-eac0bad0843b98cd567aae76a41ca50f3d87dd0e.tar.gz
bcm5719-llvm-eac0bad0843b98cd567aae76a41ca50f3d87dd0e.zip
ARM: fix literal load with positive offset encoding
When using a positive offset, literal loads where encoded as if it was negative, because: - The sign bit was not assigned to an operand - The addrmode_imm12 operand was not encoding the sign bit correctly This patch also makes the assembler look at the .w/.n specifier for loads. llvm-svn: 184182
Diffstat (limited to 'llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp')
-rw-r--r--llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp b/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp
index f324bc2e371..8631d81ea0b 100644
--- a/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp
+++ b/llvm/lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp
@@ -743,10 +743,10 @@ getAddrModeImm12OpValue(const MCInst &MI, unsigned OpIdx,
if (!MO.isReg()) {
Reg = CTX.getRegisterInfo()->getEncodingValue(ARM::PC); // Rn is PC.
Imm12 = 0;
- isAdd = false ; // 'U' bit is set as part of the fixup.
if (MO.isExpr()) {
const MCExpr *Expr = MO.getExpr();
+ isAdd = false ; // 'U' bit is set as part of the fixup.
MCFixupKind Kind;
if (isThumb2())
OpenPOWER on IntegriCloud