summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
diff options
context:
space:
mode:
authorTim Northover <tnorthover@apple.com>2013-09-19 11:33:53 +0000
committerTim Northover <tnorthover@apple.com>2013-09-19 11:33:53 +0000
commit97347a81bc2d24601f186d1e5f16030e6df7d6bc (patch)
treef2b45f23265acee85fe8cf17e263ad08a9c0c999 /llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
parent786ee9b1ad8c4a277c38f214a4e094e8bda4d2da (diff)
downloadbcm5719-llvm-97347a81bc2d24601f186d1e5f16030e6df7d6bc.tar.gz
bcm5719-llvm-97347a81bc2d24601f186d1e5f16030e6df7d6bc.zip
X86: FrameIndex addressing modes do have a base register.
When selecting the DAG (add (WrapperRIP ...), (FrameIndex ...)), X86 code had spotted the FrameIndex possibility and was working out whether it could fold the WrapperRIP into this. The test for forming a %rip version is notionally whether we already have a base or index register (%rip precludes both), but we were forgetting to account for the register that would be inserted later to access the frame. rdar://problem/15024520 llvm-svn: 190995
Diffstat (limited to 'llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud