summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMTargetMachine.h
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2009-09-30 08:53:01 +0000
committerEvan Cheng <evan.cheng@apple.com>2009-09-30 08:53:01 +0000
commitce5a8ca3ef91f59543fdca25e88e2c15ff7494de (patch)
tree4717311588a2701223ffe88e1944808f2d523c0a /llvm/lib/Target/ARM/ARMTargetMachine.h
parentf305ead1cce10fd3f82dbf46cd956d4551711b0d (diff)
downloadbcm5719-llvm-ce5a8ca3ef91f59543fdca25e88e2c15ff7494de.tar.gz
bcm5719-llvm-ce5a8ca3ef91f59543fdca25e88e2c15ff7494de.zip
Add a option which would move ld/st multiple pass before post-alloc scheduling.
llvm-svn: 83145
Diffstat (limited to 'llvm/lib/Target/ARM/ARMTargetMachine.h')
-rw-r--r--llvm/lib/Target/ARM/ARMTargetMachine.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/lib/Target/ARM/ARMTargetMachine.h b/llvm/lib/Target/ARM/ARMTargetMachine.h
index 420305500f4..71a53488f16 100644
--- a/llvm/lib/Target/ARM/ARMTargetMachine.h
+++ b/llvm/lib/Target/ARM/ARMTargetMachine.h
@@ -50,6 +50,7 @@ public:
// Pass Pipeline Configuration
virtual bool addInstSelector(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
virtual bool addPreRegAlloc(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
+ virtual bool addPreSched2(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
virtual bool addPreEmitPass(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
virtual bool addCodeEmitter(PassManagerBase &PM, CodeGenOpt::Level OptLevel,
MachineCodeEmitter &MCE);
OpenPOWER on IntegriCloud