summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMTargetMachine.cpp
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2011-07-19 22:45:10 +0000
committerJim Grosbach <grosbach@apple.com>2011-07-19 22:45:10 +0000
commitd25c2cdad7d68a24ad8f6708521ef73e508faa4f (patch)
tree9fc7e64e71391b36365fe07853f4f3f2f37a7fd7 /llvm/lib/Target/ARM/ARMTargetMachine.cpp
parentfdc4a86c051054b99a0bafd15b6bdf02bea1a49f (diff)
downloadbcm5719-llvm-d25c2cdad7d68a24ad8f6708521ef73e508faa4f.tar.gz
bcm5719-llvm-d25c2cdad7d68a24ad8f6708521ef73e508faa4f.zip
Tweak ARM assembly parsing and printing of MSR instruction.
The system register spec should be case insensitive. The preferred form for output with mask values of 4, 8, and 12 references APSR rather than CPSR. Update and tidy up tests accordingly. llvm-svn: 135532
Diffstat (limited to 'llvm/lib/Target/ARM/ARMTargetMachine.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud