summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMTargetMachine.cpp
diff options
context:
space:
mode:
authorAnton Korobeynikov <asl@math.spbu.ru>2009-11-03 01:04:26 +0000
committerAnton Korobeynikov <asl@math.spbu.ru>2009-11-03 01:04:26 +0000
commitd195f9e5c31b91ce970bd0ae4f9998b951f18cc4 (patch)
tree8519dbc05a0559b0fbfcded656107c0eae7405d8 /llvm/lib/Target/ARM/ARMTargetMachine.cpp
parent2c2dc9f64f29cfdf8f90ac7a8b38090aa79b4d6d (diff)
downloadbcm5719-llvm-d195f9e5c31b91ce970bd0ae4f9998b951f18cc4.tar.gz
bcm5719-llvm-d195f9e5c31b91ce970bd0ae4f9998b951f18cc4.zip
Turn neon reg-reg moves fixup code into separate pass. This should reduce the compile time.
llvm-svn: 85850
Diffstat (limited to 'llvm/lib/Target/ARM/ARMTargetMachine.cpp')
-rw-r--r--llvm/lib/Target/ARM/ARMTargetMachine.cpp7
1 files changed, 5 insertions, 2 deletions
diff --git a/llvm/lib/Target/ARM/ARMTargetMachine.cpp b/llvm/lib/Target/ARM/ARMTargetMachine.cpp
index c1da6ce88b9..29579db2e73 100644
--- a/llvm/lib/Target/ARM/ARMTargetMachine.cpp
+++ b/llvm/lib/Target/ARM/ARMTargetMachine.cpp
@@ -112,8 +112,11 @@ bool ARMBaseTargetMachine::addPreSched2(PassManagerBase &PM,
bool ARMBaseTargetMachine::addPreEmitPass(PassManagerBase &PM,
CodeGenOpt::Level OptLevel) {
// FIXME: temporarily disabling load / store optimization pass for Thumb1.
- if (OptLevel != CodeGenOpt::None && !Subtarget.isThumb1Only())
- PM.add(createIfConverterPass());
+ if (OptLevel != CodeGenOpt::None) {
+ if (!Subtarget.isThumb1Only())
+ PM.add(createIfConverterPass());
+ PM.add(createNEONMoveFixPass());
+ }
if (Subtarget.isThumb2()) {
PM.add(createThumb2ITBlockPass());
OpenPOWER on IntegriCloud