summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMSubtarget.h
diff options
context:
space:
mode:
authorAndrew Trick <atrick@apple.com>2010-12-24 04:28:06 +0000
committerAndrew Trick <atrick@apple.com>2010-12-24 04:28:06 +0000
commitc416ba612b06ad3656d2431540542b22fce444f1 (patch)
treeab0909c5db18cf4da55da3e3d7d18db141e8fad3 /llvm/lib/Target/ARM/ARMSubtarget.h
parent38e92f673441000e015ccbf4ccd7f3c7c131cd02 (diff)
downloadbcm5719-llvm-c416ba612b06ad3656d2431540542b22fce444f1.tar.gz
bcm5719-llvm-c416ba612b06ad3656d2431540542b22fce444f1.zip
whitespace
llvm-svn: 122539
Diffstat (limited to 'llvm/lib/Target/ARM/ARMSubtarget.h')
-rw-r--r--llvm/lib/Target/ARM/ARMSubtarget.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMSubtarget.h b/llvm/lib/Target/ARM/ARMSubtarget.h
index 240364fa21d..fdd394dce3d 100644
--- a/llvm/lib/Target/ARM/ARMSubtarget.h
+++ b/llvm/lib/Target/ARM/ARMSubtarget.h
@@ -205,7 +205,7 @@ protected:
const std::string & getCPUString() const { return CPUString; }
unsigned getMispredictionPenalty() const;
-
+
/// enablePostRAScheduler - True at 'More' optimization.
bool enablePostRAScheduler(CodeGenOpt::Level OptLevel,
TargetSubtarget::AntiDepBreakMode& Mode,
OpenPOWER on IntegriCloud