summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMRegisterInfo.cpp
diff options
context:
space:
mode:
authorRafael Espindola <rafael.espindola@gmail.com>2006-05-18 21:45:49 +0000
committerRafael Espindola <rafael.espindola@gmail.com>2006-05-18 21:45:49 +0000
commitb15597b59a6992454041fe17ce1fc9e60248d981 (patch)
treeaa81c3f697a4efbc66676635d8ca077fe25706f2 /llvm/lib/Target/ARM/ARMRegisterInfo.cpp
parentf3cbd7ef3183b37c989e9a07985b55e2372ac5c6 (diff)
downloadbcm5719-llvm-b15597b59a6992454041fe17ce1fc9e60248d981.tar.gz
bcm5719-llvm-b15597b59a6992454041fe17ce1fc9e60248d981.zip
implement movri
add a stub LowerFORMAL_ARGUMENTS llvm-svn: 28388
Diffstat (limited to 'llvm/lib/Target/ARM/ARMRegisterInfo.cpp')
-rw-r--r--llvm/lib/Target/ARM/ARMRegisterInfo.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMRegisterInfo.cpp b/llvm/lib/Target/ARM/ARMRegisterInfo.cpp
index e56eef47241..18e273134c5 100644
--- a/llvm/lib/Target/ARM/ARMRegisterInfo.cpp
+++ b/llvm/lib/Target/ARM/ARMRegisterInfo.cpp
@@ -49,7 +49,7 @@ void ARMRegisterInfo::copyRegToReg(MachineBasicBlock &MBB,
unsigned DestReg, unsigned SrcReg,
const TargetRegisterClass *RC) const {
assert (RC == ARM::IntRegsRegisterClass);
- BuildMI(MBB, I, ARM::mov, 1, DestReg).addReg(SrcReg);
+ BuildMI(MBB, I, ARM::movrr, 1, DestReg).addReg(SrcReg);
}
MachineInstr *ARMRegisterInfo::foldMemoryOperand(MachineInstr* MI,
OpenPOWER on IntegriCloud