diff options
author | Rafael Espindola <rafael.espindola@gmail.com> | 2006-10-31 13:03:26 +0000 |
---|---|---|
committer | Rafael Espindola <rafael.espindola@gmail.com> | 2006-10-31 13:03:26 +0000 |
commit | 4e825336a0537c9e618d8011c9b1aad9a26e6dd8 (patch) | |
tree | 9ec3700272d5fed0eddc2c975406e03e60255e8e /llvm/lib/Target/ARM/ARMRegisterInfo.cpp | |
parent | aa4c0f9374f5b5b94ea7715cc34441a69de772f9 (diff) | |
download | bcm5719-llvm-4e825336a0537c9e618d8011c9b1aad9a26e6dd8.tar.gz bcm5719-llvm-4e825336a0537c9e618d8011c9b1aad9a26e6dd8.zip |
add support for calling functions when the caller has variable sized objects
llvm-svn: 31312
Diffstat (limited to 'llvm/lib/Target/ARM/ARMRegisterInfo.cpp')
-rw-r--r-- | llvm/lib/Target/ARM/ARMRegisterInfo.cpp | 20 |
1 files changed, 19 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMRegisterInfo.cpp b/llvm/lib/Target/ARM/ARMRegisterInfo.cpp index 885c5a7b9eb..817c9faf451 100644 --- a/llvm/lib/Target/ARM/ARMRegisterInfo.cpp +++ b/llvm/lib/Target/ARM/ARMRegisterInfo.cpp @@ -19,6 +19,8 @@ #include "llvm/CodeGen/MachineFrameInfo.h" #include "llvm/CodeGen/MachineLocation.h" #include "llvm/Type.h" +#include "llvm/Target/TargetFrameInfo.h" +#include "llvm/Target/TargetMachine.h" #include "llvm/Target/TargetOptions.h" #include "llvm/ADT/STLExtras.h" #include <iostream> @@ -99,7 +101,23 @@ void ARMRegisterInfo:: eliminateCallFramePseudoInstr(MachineFunction &MF, MachineBasicBlock &MBB, MachineBasicBlock::iterator I) const { if (hasFP(MF)) { - assert(0); + MachineInstr *Old = I; + unsigned Amount = Old->getOperand(0).getImmedValue(); + if (Amount != 0) { + unsigned Align = MF.getTarget().getFrameInfo()->getStackAlignment(); + Amount = (Amount+Align-1)/Align*Align; + + if (Old->getOpcode() == ARM::ADJCALLSTACKDOWN) { + // sub sp, sp, amount + BuildMI(MBB, I, ARM::SUB, 2, ARM::R13).addReg(ARM::R13).addImm(Amount) + .addImm(0).addImm(ARMShift::LSL); + } else { + // add sp, sp, amount + assert(Old->getOpcode() == ARM::ADJCALLSTACKUP); + BuildMI(MBB, I, ARM::ADD, 2, ARM::R13).addReg(ARM::R13).addImm(Amount) + .addImm(0).addImm(ARMShift::LSL); + } + } } MBB.erase(I); } |